SIA Technology Roadmap for Semiconductors, 2003 (http://public.itrs.net/).
M. Lundstrom, Fundamental of Carrier Transport (Cambridge University press, October 2000).
C.H. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, “A comparative study of advanced MOSFET concepts,” IEEE Trans. Electron Devices, 43, 1742 (1996).
H.S. Wong, K. Chan, and Y. Taur, “Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel,” IEDM Tech. Dig, 427 (1997).
D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, T.-J. king, J. Boker, and C. Hu, “A folded-channel MOSFET for deep-sub-tenth micron era,” IEDM Tech. Dig., 1032 (1998).
D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, T.-J. king, J. Boker, and C. Hu, “FinFET-A self-aligned double gate MOSFET scalable beyond 20 nm,” IEEE Trans. Electron Devices, 47, 2320 (2000).
X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, “Sub-50 nm FinFET: PMOS,” IEDM Tech. Dig., 67 (1999).
C. Jacoboni and L. Reggiani, “The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials,” Rev. Modern Phys., 55, 645 (1983).
H. Cheng, L. Greengard, and V. Rokhlin, “A fast adaptive multipole algorithm in three dimensions,” Journal of Computational Physics, 155, 468 (1999).
MadMAx Optics Inc, “FMMpart3D library file”.