Minimal March Tests for Detection of Dynamic Faults in Random Access Memories

G. Harutunyan1, V.A. Vardanian1, Y. Zorian2
1Virage Logic, Yerevan, Armenia
2Virage Logic, Fremont, USA

Tóm tắt

Từ khóa


Tài liệu tham khảo

R.D. Adams and E.S. Cooley, “Analysis of Deceptive Read Destructive Memory Fault Model and Recommended Testing,” Proc. of IEEE North Atlantic Test Workshop, pp. 27–32, 1996.

A. Benso, A. Bosio, S. Di Carlo, G. Di Natale, and P. Prinetto, “Automatic March Test Generation for Static and Dynamic Faults, in SRAMs,” Proc. ETS 2005, Tallinn, pp. 122–127, 2005.

A. Benso, A. Bosio, S. Di Carlo, G. Di Natale, and P. Prinetto, March AB, March AB1: New March Tests for Unlinked Dynamic Memory Faults, ITC 2005, pp. 468–476.

L. Dilillo, P. Girard, S. Pravossoudovitch, and A. Virazel, “Dynamic Read Destructive Fault in Embedded-SRAMs: Analysis and March Test Solution,” in Proc. IEEE European Test Symposium (ETS'04), 2004, pp. 140–145.

S. Hamdioui, A.J. van de Goor, and M. Rodgers, “March SS: A Test for all Static Simple Faults,” Records of IEEE Int. Workshop MTDT, 2002, pp. 95–100.

S. Hamdioui, Z. Al-Ars, and A.J. van de Goor, “Testing Static and Dynamic Faults in Random Access Memories,” in Proc. of IEEE VLSI Test Symposium, 2002, pp. 395–400.

S. Hamdioui, G.N. Gaydadjiev, and A.J.van de Goor, “A Fault Primitive Based Analysis of Dynamic Memory Faults,” IEEE 14th Annual Workshop on Circuits, Systems and Signal Processing, Veldhoven, the Netherlands, 2003, pp 84–89.

S. Hamdioui, R. Wadsworth, J.D. Reyes, and A.J. van de Goor, “Importance of Dynamic Faults for New SRAM Technologies,” in Proc. of IEEE European Test Workshop, 2003, pp. 29–34.

S. Hamdioui, Z. Al-Ars, A.J. van de Goor, and M. Rodgers, “Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Tests,” Journal of Electronic Testing: Theory and Applications, vol. 19, pp. 195–205, 2003.

S. Hamdioui, A.J. van de Goor, and M. Rodgers, “Linked Faults in Random Access Memories: Concept, Fault Models, Test Algorithms, and Industrial Results,” IEEE Trans. CAD, vol. 23, no. 5, pp. 737–756, May 2004.

G. Harutunyan, V.A. Vardanian, and Y. Zorian, “Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories,” in Proc. IEEE VLSI Test Symposium, 2006.

A.J. van de Goor, Testing semiconductor memories: Theory and Practice, Chichester, England, Wiley, 1991.

A.J. van de Goor and I.B.S. Tlili, “March tests for word-oriented memories,” Proc. DATE, 1998, pp. 501–508.

A.J. van de Goor and Z. Al-Ars, “Functional Fault Models: A Formal Notation and Taxonomy,” in Proc. of IEEE VLSI Test Symposium, 2000, pp. 281–289.