Low-power content addressable memory design using two-layer P-N match-line control and sensing

Pagiamtzis, 2006, Content-addressable memory (CAM) circuits and architectures: a tutorial and survey, IEEE J. Solid State Circ., 41, 712, 10.1109/JSSC.2005.864128 Jih, 2002, Using content addressable memory for networking applications, 197 Kuzmin, 2017, The current state of evolution of content addressable memory architecture and aspects of its usage in the PDCS Buran, 1 Tyshchenko, 2008, Match sensing using match-line stability in content-addressable memories (CAM), IEEE J. Solid State Circ., 41, 1972, 10.1109/JSSC.2008.2001932 Varadaraju, 2019, Content addressable memory as a teaching aid for low-power technique study, Int. J. Electr. Eng. Educ., 10.1177/0020720919833033 Thirugnanam, 2001, A novel low power CAM design, 198 Zukowski, 1997, Use of selective precharge for low-power content-addressable memories, 1788 Zackriya, 2016, Precharge-free, low-power content-addressable memory, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 24, 2614, 10.1109/TVLSI.2016.2518219 Mahendra, 2017, Self-controlled high performance precharge free content addressable memory, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 25, 2388, 10.1109/TVLSI.2017.2685427 Yeo, 2014, State of the art ML sensing schemes for low-power CAM in nano-scale CMOS technologies, 1 Baeg, 2008, Low-power ternary content-addressable memory design using a segmented match line, IEEE Trans. Circ. Syst. I, Reg. Pap., 55, 1485, 10.1109/TCSI.2008.916624 Zackriya, 2016, Low Energy metric content addressable memory (CAM) with multi voltage matchline segments, J. Circ. Syst. Comput., 25, 1650002, 10.1142/S021812661650002X Choi, 2018, Half-and-half compare content addressable memory with charge-sharing based selective match-line precharge scheme, 17 Onizawa, 2012, High-throughput low-energy content-addressable memory based on self-timed overlapped search mechanism, 41 Schultz, 1997, Content-addressable memory core cells: a survey, Integration, VLSI J, 23, 171, 10.1016/S0167-9260(97)00021-7 Chaudhary, 2006, Low-power high-performance NAND match line content addressable memories, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 14, 895, 10.1109/TVLSI.2006.878476 Lu, 2014, Improvement for low power high performance hybrid type CAM, J. China Univ. Posts Telecommun., 21, 77, 10.1016/S1005-8885(14)60319-8 Joshi, 2018, Multi-Vdd design for content addressable memories (CAM): a power-delay optimization analysis, J. Low Power Electron. Appl., 8, 25, 10.3390/jlpea8030025 Do, 2013, A high speed low power CAM with a parity bit and power-gated ML sensing, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 21, 151, 10.1109/TVLSI.2011.2178276 Chang, 2015, Masterslave match line design for low-power content-addressable memory, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 23, 1740, 10.1109/TVLSI.2014.2345512 Ahn, 2017, Local NOR and global NAND match-line architecture for high performance CAM, 707 Ensan, 2019, FPCAS: in-memory floating point computations for autonomous systems, 1