Low-cost scalable switching solutions for broadband networking: the ATLANTA architecture and chipset

10.1109/GLOCOM.1990.116813

10.1109/ICC.1989.49679

10.1109/49.564143

chiussi, 1993, Design performance and implementation of a three-stage Banyan-based architecture with input and output buffers for large fast packet switches

chiussi, 1996, Backpressure in Shared-Memory-Based ATM Switches Under Multiplexed Bursty Sources, Proc INFOCOM '96, 830, 10.1109/INFCOM.1996.493382

10.1109/ICC.1992.268250

1996, ATM Forum traffic management specification, 4 0

shobatake, 1991, A One-Chip Scalable 8�8 ATM Switch LSI Employing Shared Buffer Architecture, IEEE JSAC, sac 9, 1248

choudhury, 1996, Dynamic Queue Length Thresholds in a Shared Memory ATM Switch, Proc INFOCOM '96, 10.1109/INFCOM.1996.493364

10.1109/ICC.1991.162454