Low Power High-Speed Neuron MOS Digital-to-Analog Converters with Minimal Silicon Area
Tóm tắt
Digital-to-analog converts utilizing neuron MOS-transistors were designed. Different DACs were implemented and characterized in order to compare various topologies. Criteria to select structures were low power, fast performance and minimal silicon area. A basic 8-bit version is implemented with only one neuron MOS-transistor and eight capacitors. The silicon area of this D/A converter is only 0.04 mm2 and the power consumption is 8.4 mW with conversion speed of 200 MS/s. An enhanced 8 and 10 bit versions utilizing neuron PMOS transistor and some extra circuitry are also proposed and tested. The silicon area of the enhanced 10 bit circuit is only 0.03mm2 while the performance is as good as in the case of the basic version. The measured differential nonlinearity is 0.38 LSB and integral nonlinearity is 0.55 LSB for the enhanced 10 bit structure.
Tài liệu tham khảo
C. A. A. Bastiaansen, D. W. J. Groeneveld, H. J. Schouwenaars, and H. A. H. Termoer, “A 10-b 75-MHz 0.8-μm CMOS current output D/A converter.” IEEE Journal Solid-State Circuits 30, pp. 68-72, 1995.
J. Bastos, M. Steyaert, and W. Sansen, “A high yield 12-bit 250-MS/s CMOS D/A converter,” in IEEE Custom Integrated Circuits Conference, pp. 431-434, 1996.
I. H. H. Jorgensen and S. A. Tunheim, “A 10-bit 100 MSamples/ s BiCMOS D/A converter.” IEEE Analog Integrated Circuits and Signal Processing 12, pp. 15-28, January 1997.
A. Rantala, M. Åberg, and P. Kuivalainen “An 8-bit and a 10 bit low power high-speed neuron MOS digital-to-analog converter in 0:04mm2.” Proceedings IEEE ESSCIRC'99, pp. 310-313, Duisburg, September 1999.
T. Shibata and T. Ohmi, “A functional MOS transistor featuring gate-level weighted sum and threshold operations.” IEEE Transactions Electron Devices 39, pp. 1444-1455, 1992.
T. Shibata and T. Ohmi, “Neuron MOS binary-logic integrated circuits-Part II: Simplifying techniques of circuit configuration and their practical applications.” IEEE Transactions Electron Devices 40, pp. 974-979, 1993.
K. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems. McGraw-Hill, Singapore, 1994.