Leak-Gauge: A late-mode variability-aware leakage power estimation framework

Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2007. <http://www.itrs.net/>. Chandrakasan, 2001 O. Assare, H. Izady Rad, M. Momtazpour, E. Sanaei, M. Goudarzi, VAREX: a post-P& R variability modeling framework for multiprocessor SoCs, in: IEEE/ACM ICCAD Workshop on Variability Modeling and Characterization (VMC), November 2011. O. Assare, M. Momtazpour, M. Goudarzi, Accurate estimation of leakage power variability in sub-micrometer CMOS circuits, in: 15th Euromicro Conference on Digital System Design, September, 2012. H. Chang, S.S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, in: Proceedings of Design Automation Conference, 2005, pp. 523–528. S. Chandra, K. Lahiri, A. Raghunathan, S. Dey, Considering process variations during system-level power analysis, in: Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), October 2006, pp. 342–345. R. Teodorescu, J. Torrellas, Variation-aware application scheduling and power management for chip multiprocessors, in: 35th International Symposium on Computer Architecture (ISCA), June 2008, pp. 363–374. Sarangi, 2008, VARIUS: a model of process variation and resulting timing errors for microarchitects, IEEE Transactions on Semiconductor Manufacturing, 21, 3, 10.1109/TSM.2007.913186 Ye Zuochang, Yu Zhiping, An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis, in: Digest of Technical Papers of International Conference on Computer-Aided Design (ICCAD), November 2009, pp. 295–301. Shen, 2012, Fast statistical full-chip leakage analysis for nanometer VLSI systems, ACMTransactions on Design Automation of Electronic Systems (TODAES), 17 T. Karnik, S. Borkar, V. De, Probabilistic and variation-tolerant design: key to continued Moore’s law, in: ACM/IEEE TAU Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, February 2004. Asadi, 2005, An accurate SER estimation method based on propagation probability, Proceedings of Design, Automation and Test in Europe (DATE), 1, 306, 10.1109/DATE.2005.49 R. Marculescu, D. Marculescu, M. Pedram, Efficient power estimation for highly correlated input streams, in: 32nd Design Automation Conference (DAC), 1995, pp. 628–634. J. Dunoyer, N. Abdallah, P.B. Sabet, A symbolic simulation approach in resolving signals’ correlation, in: Proceedings of the 29th Annual Simulation Symposium, April 1996, pp. 203–211. P. Ribeiro, P. Diggle, The geoR Package. <http://www.est.ufpr.br/geoR>. R Development Core Team. R: a language and environment for statistical computing. R Foundation for Statistical Computing, Vienna, Austria, 2007. The NanGate 45nm Open Cell Library: An Open Source Standard Cell Library. <http://www.nangate.com/>. S. Mukhopadhyay, K. Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, in: Proceedings of International Symposioum on Low Power Electroninc Design, 2003, pp. 172–175. S. Narendra, V. De, S. Borkar, D. Antoniadis, A. Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 in CMOS, in: Proceedings of International Symposioum on Low Power Electroninc Design, 2002, pp. 19–23. A. Agarwal, K. Kunhyuk, K. Roy, Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations, in: Proceedings of International Conference on Computer-Aided Design, 2005, pp. 736–742. Dadgour, 2007, A statistical framework for estimation of full-chip leakage-power distribution under parameter variations, IEEE Transactions on Electron Devices, 54, 2930, 10.1109/TED.2007.906960 N.C. Beaulieu, A.A. Abu-Dayya, P.J. McLane, Comparison of methods of computing lognormal sum distributions and outages for digital wireless applications, in: Proceedings of IEEE International Conference on Communications, 1994, pp. 1270–1275. Chau, 2003, Gate dielectric scaling for high-performance CMOS: from SiO2 to High-K, Extended Abstracts of International Workshop on Gate Insulator (IWGI), 124, 10.1109/IWGI.2003.159198 OpenRISC 1200 Processor Core. <http://opencores.org/openrisc.or1200>. MATLAB Product Documentation. <http://www.mathworks.com/>. Gu, 1996, Power dissipation analysis and optimization of deep submicron CMOS digital circuits, IEEE Journal of Solid-State Circuits, 31, 707, 10.1109/4.509853 Rao, 2004, Statistical analysis of sub-threshold leakage current for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12, 10.1109/TVLSI.2003.821549 Kim, 2010, Statistical leakage estimation based on sequential addition of cell leakage currents, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18, 602, 10.1109/TVLSI.2009.2013956 W. Liu, K.M. Cao, X. Jin, X. Xi, C. Hu, BSIM4.2.0 MOSFET Model-User Manual. <http://www-device.eecs.berkeley.edu/bsim3/bsim4.html>.