LDBR: Low-deflection bufferless router for cost-sensitive network-on-chip design

Benini, 2001, Powering networks on chips: energy-efficient and reliable interconnect design for socs, 33 Dally, 2004 Jantsch, 2003, vol. 396 Duato, 2003 Lee, 2009, A variable frequency link for a power-aware network-on-chip (noc), INTEGRATION, VLSI J., 42, 479, 10.1016/j.vlsi.2009.01.002 Vangal, 2008, An 80-tile sub-100-w teraflops processor in 65-nm cmos, IEEE J. Solid-State Circ., 43, 29, 10.1109/JSSC.2007.910957 Taylor, 2004, Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams, vol. 32, 2 Hoskote, 2007, A 5-ghz mesh interconnect for a teraflops processor, Micro, IEEE, 27, 51, 10.1109/MM.2007.4378783 Gratz, 2006, Implementation and evaluation of on-chip network architectures, 477 Moscibroda, 2009, A case for bufferless routing in on-chip networks, vol. 37, 196 Baran, 1964, On distributed communications networks, IEEE Trans. Commun. Syst., 12, 1, 10.1109/TCOM.1964.1088883 Fallin, 2011, Chipper: a low-complexity bufferless deflection router, 144 Fallin, 2012, Minbd: minimally-buffered deflection routing for energy-efficient interconnect, 1 Jose, 2013, Debar: deflection based adaptive router with minimal buffering, 1583 Jafri, 2010, Adaptive flow control for robust performance and energy, 433 Michelogiannakis, 2010, Evaluating bufferless flow control for on-chip networks, 9 Gómez, 2008, Reducing packet dropping in a bufferless noc, 899 Hayenga, 2009, Scarab: a single cycle adaptive routing and bufferless network, 244 Lankes, 2012, Benefits of selective packet discard in networks-on-chip, ACM Trans. Arch. Code Optim. (TACO), 9, 12 Xu, 2010, Simple virtual channel allocation for high throughput and high frequency on-chip routers, 1 Michelogiannakis, 2009, Elastic-buffer flow control for on-chip networks, 151 Michelogiannakis, 2013, Elastic buffer flow control for on-chip networks, IEEE Trans. Comput., 62, 295, 10.1109/TC.2011.237 Tino, 2011, Designing power and performance optimal application-specific network-on-chip architectures, Microprocess. Microsyst., 35, 523, 10.1016/j.micpro.2011.05.002 Kim, 2009, Low-cost router microarchitecture for on-chip networks, 255 Nychis, 2010, Next generation on-chip networks: What kind of congestion control do we need?, 12 R. Ausavarungnirun, K.K.-W. Chang, C. Fallin, O. Mutlu, Adaptive Cluster Throttling: Improving High-load Performance in Bufferless on-chip Networks, Computer Architecture Lab (CALCM) Carnegie Mellon University, SAFARI Technical Report 6. Chang, 2012, Hat: heterogeneous adaptive throttling for on-chip networks, 9 Glass, 1992, The turn model for adaptive routing, vol. 20, 278 Chiu, 2000, The odd-even turn model for adaptive routing, IEEE Trans. Parallel Distrib. Syst., 11, 729, 10.1109/71.877831 Miller, 2001 Schwiebert, 1996, A necessary and sufficient condition for deadlock-free wormhole routing, J. Parallel Distrib. Comput., 32, 103, 10.1006/jpdc.1996.0008 Wang, 2003, Power-driven design of router microarchitectures in on-chip networks, 105 Henning, 2000, Spec cpu2000: measuring cpu performance in the new millennium, Computer, 33, 28, 10.1109/2.869367 Woo, 1995, The splash-2 programs: characterization and methodological considerations, vol. 23, 24 Jerger, 2008, Virtual circuit tree multicasting: a case for on-chip hardware multicast support, 229 P.V. Gratz, S.W. Keckler, Realistic workload characterization and analysis for networks-on-chip design, in: The 4th Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), 2010.