Interconnect-Aware Pipeline Synthesis for Array-Based Architectures

[1] J. Cong, Y. Fan, and Z. Zhang, “Architecture-level synthesis for automatic interconnect pipelining, ” Proc. IEEE Design Automation Conf., 2004.

[2] Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2003.

[3] M. Xu and F.J. Kurdahi, “Layout-driven high level synthesis for fpga based architectures, ” Proc. ACM Conf. on Design, Automation and Test in Europe, pp.446-450, 1998.

[4] V.G. Moshnyaga and K. Tamaru, “A floorplan based methodology for data-path synthesis of sub-micron asics, ” IEICE Trans. Inf. & Syst., vol.E79-D, no.10, pp.1389-1395, Oct. 1996.

[5] D. kang, H. Choo, K. Muhammad, and K. Roy, “Layout-driven architecture synthesis for high-speed digital filters, ” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.14, no.2, pp.203-207, Feb. 2006.

[6] R. Kastner, W. Gong, X. Hao, F. Brewer, A. Kaplan, P. Brisk, and M. Sarrafzadeh, “Layout-driven data communication optimization for high level synthesis, ” Proc. ACM Conf. on Design, Automation and Test in Europe, pp.1185-1190, 2006.

[7] J. Jeon, D. Kim, D. Shin, and K. Choi, “High-level synthesis under multi-cycle interconnect delay, ” Proc. IEEE Conf. on Asia South Pacific design automation, pp.662-667, Jan. 2001.

[8] D. Kim, J. Jung, S. Lee, J. Jeon, and K. Choi, “Behavior-to-placed rtl synthesis with performance-driven placement, ” Proc. IEEE/ACM Int. Conf. on Computer-Aided Design, pp.320-325, Nov. 2001.

[9] J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang, “Architecture and synthesis for on-chip multicycle communication, ” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.23, no.4, pp.550-564, April 2004.

[10] S. Gao, K. Seto, S. Komatsu, and M. Fujita, “Interconnect-aware pipeline synthesis for array based reconfigurable architectures, ” Proc. IFIP Int. Embedded Systems Symposium, pp.121-134, May 2007.

[11] V.H. Allan, R.B. Jones, R.M. Lee, and S.J. Allan, “Software pipelining, ” ACM Computing Surveys, vol.27, no.3, pp.367-432, Sept. 1995.

10.1109/12.910814

[13] B.R. Rau, “Iterative modulo scheduling: an algorithm for software pipelining loops, ” Proc. 27th IEEE/ACM Annual International Symposium on Microarchitecture, pp.63-74, Nov. 1994.

[14] S. Tongsima, N.L. Passsos, and E.H.-M. Sha, “Architecture-dependent loop scheduling via communication-sensitive remapping, ” Proc. IACC Int. Conf. on Parallel Processing, pp.II: 97-104, Aug. 1995.

[15] E. Bonsma and S. Gerez, “A genetic approach to the overlapped scheduling of iterative data-flow graphs for target architectures with communication delays, ” ProRISC Workshop on Circuits, Systems and Signal Processing, Nov. 1997.

[16] S.L. Sindorf and S.H. Gerez, “An integer linear programming approach to the overlapped scheduling of iterative data-flow graphs for target architectures with communication delays, ” PROGRESS 2000 Workshop on Embedded Systems, Oct. 2000.

[17] J.R. Allen, K. Kennedy, and J. Warren, “Conversion of control dependence to data dependence, ” Proc. ACM SIGACT-SIGPLAN Symp. on Principles of Programming Languages, pp.177-189, Jan. 1983.

[18] G.D. Micheli, Synthesis and optimization of digital circuits, McGraw-Hill, 1994.

[19] A. Marquardt, V. Betz, and J. Rose, “Timing-driven placement for fpgas, ” Proc. ACM Int. Symp. on Field Programmable Gate Arrays, pp.203-213, Feb. 2000.

[20] S. Gao, K. Seto, S. Komatsu, and M. Fujita, “Pipeline scheduling for array based reconfigurable architectures considering interconnect delays, ” Proc. IEEE Int. Conf. on Field-Programmable Technology, pp.137-144, Dec. 2005.

[21] “The llvm compiler infrastructure, ” http://llvm.org

10.1109/JSSC.2002.803944

[23] S. Hsu, S. Mathew, M. Anders, B. Bloechel, R. Krishnamurthy, and S. Borkar, “A 110gops/w 16b multiplier and reconfigurable pla loop in 90nm cmos, ” Digest of Technical Papers. IEEE Int. Solid-State Circuits Conf., pp.376-378, Feb. 2005.