Input Test Data Compression Based on the Reuse of Parts of Dictionary Entries: Static and Dynamic Approaches

10.1109/DATE.2009.5090897

10.1145/996566.996816

10.1109/TEST.2001.966696

10.1109/I2MTC.2012.6229286

10.1109/TCAD.2011.2176733

10.1109/ATS.2011.69

10.1109/TCAD.2004.831584

10.1109/TCAD.2004.826558

krishna, 2001, Test vector encoding using partial LFSR reseeding with seed compression, Proc ITC, 885

10.1109/ATS.2001.990304

10.1145/1366110.1366132

10.1145/1687399.1687417

10.1109/TVLSI.2009.2024116

10.1109/TVLSI.2008.2009873

10.1109/ICCAD.2011.6105413

10.1109/TEST.1998.743186

10.1109/TEST.2002.1041776

10.1109/DATE.2003.1253596

10.1109/TVLSI.2008.2000674

10.1109/43.913754

10.1109/TCAD.2002.1004315

10.1109/TVLSI.2008.2000448

10.1109/VTEST.1999.766654

kalligeros, 2007, Multilevel Huffman coding: An efficient test-data compression method for IP cores, IEEE Trans Computer-Aided Design Integr Circuits Syst, 26, 1070, 10.1109/TCAD.2006.885830

10.1109/TEST.2004.1387357

10.1109/TCAD.2003.811452

10.1109/TCAD.2008.923100

10.1145/944027.944032

10.1109/TC.2007.1057

10.1109/TVLSI.2007.899232

10.1109/VTS.2002.1011119

10.1109/TCAD.2008.917563

10.1109/VTEST.2003.1197675

10.1109/JRPROC.1952.273898

10.1109/VTS.2002.1011117

10.1145/2159542.2159550

10.1109/TC.2003.1223641

0

10.1109/TCAD.2003.811451

10.1109/43.856980

samaranayake, 2003, A reconfigurable shared scan-in architecture, Proc IEEE VLSI Test Symp, 9

10.1145/1044111.1044117

10.1109/VTS.2002.1011104

10.1109/ISCAS.2004.1329363

10.1109/MDT.2008.56

ruan, 2006, An efficient data-independent technique for compressing test vectors in systems-on-a-chip, Proc Emerg VLSI Technol Architect, 153, 10.1109/ISVLSI.2006.19

han, 2005, Scan data volume reduction using periodically alterable MUXs decompressor, Proc 14th IEEE ATS, 372

10.1109/TVLSI.2005.844311