Hybrid fault tolerant routing algorithm in NoC

Benini, 2002, Networks on chips: a new soc paradigm, Computer, 35, 70, 10.1109/2.976921 Bjerregaard, 2006, A survey of research and practices of network-on-chip, ACM Comput. Surv., 38 Dally, 2001, Route packets, not wires: on-chip interconnection networks, 684 Duato, 1997 Flich, 2008, Logic-based distributed routing for NoCs, CAL, 7, 13 Guerrier, 2000, A generic architecture for on-chip packet- switched interconnections, 250 Lee, 2008, On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches, ACM Trans. Des. Autom. Electron. Syst., 12, 231 Li, 2009, Fault-tolerant routing algorithm for network-on-chip based on dynamic xy routing, Wuhan Univ. J. Nat. Sci., 14, 343, 10.1007/s11859-009-0412-5 Marculescu, 2009, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Trans. CAD-ICS, 28, 3, 10.1109/TCAD.2008.2010691 Rantala, 2006 Rezazadeh, 2009, An enhanced fault-tolerant routing algorithm for mesh network-on-chip, 505 Sui, 1997, An improved algorithm for fault-tolerant wormhole routing in meshes, IEEE Trans. Comput., 46, 1040, 10.1109/12.620485