Hybrid asynchronous circuit generation amenable to conventional EDA flow

Keating, 2007 Rabaey, 2009 Frantz, 2008 Gürkaynak, 2006 Ghavami, 2007, An automatic design flow for implementation of side channel attacks resistent crypto-chips, 330 Akopyan, 2015, Truenorth: design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip, IEEE Trans. Comput. Aided Des. Integr. Circ. Syst., 34, 1537, 10.1109/TCAD.2015.2474396 Vaishnavi, 2015, An improved neural network design with asynchronous programmable synaptic memory, Commun. Appl. Electron., 1, 2394, 10.5120/cae-1578 Tran, 2017, Null convention logic (ncl) based asynchronous design - fundamentals and recent advances, 158 Sutherland, 1989, Micropipelines, Commun. ACM, 32, 720, 10.1145/63526.63532 Sutherland, 2001, GasP: a minimal FIFO control, 46 Singh, 2007, The design of high-performance dynamic asynchronous pipelines: high-capacity style, IEEE Trans. Very Large Scale Integr. Syst., 15, 1270, 10.1109/TVLSI.2007.902206 Singh, 2007, Mousetrap: high-speed transition-signaling asynchronous pipelines, IEEE Trans. Very Large Scale Integr. Syst., 15, 684, 10.1109/TVLSI.2007.898732 Chelcea, 2007, Self-resetting latches for asynchronous micro-pipelines, 986 Ho, 2014, A new asynchronous pipeline template for power and performance optimization, 1 Williams, 1991 Singh, 2000, High-throughput asynchronous pipelines for fine-grain dynamic datapaths, 198 Singh, 2007, The design of high-performance dynamic asynchronous pipelines: lookahead style, IEEE Trans. Very Large Scale Integr. Syst., 15, 1256, 10.1109/TVLSI.2007.902205 Fant, 1996, Null convention logic: a complete and consistent logic for asynchronous digital circuit synthesis, 261 Wang, 2014, Tonychopper: a desynchronization package, 446 Sparsø, 1992, Design of delay insensitive circuits using multi-ring structures, 15 Martin, 2006, Asynchronous techniques for system-on-chip design, Proc. IEEE, 94, 1089, 10.1109/JPROC.2006.875789 Xia, 2012, Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit, 3017 Lai, 2016, Scalable synthesis of pchb-wchb hybrid quasi-delay insensitive circuits, IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., 35, 1797, 10.1109/TCAD.2016.2529430 Reese, 2012, Uncle - an rtl approach to asynchronous design, 65 Muller, 1963, Asynchronous logics and application to information processing, 289 Smith, 2009 Bardsley, 1998 NANGATE, 2011 Unified null conventional logic environment (uncle) project. https://sites.google.com/site/asynctools/. Park, 2016, Synthesizing asynchronous circuits toward practical use, 47