High-speed recursive digital filter realization

Circuits, Systems, and Signal Processing - Tập 3 Số 3 - Trang 267-294 - 1984
H.H. Loomis1, Bhaskar Sinha2
1Department of Electrical and Computer Engineering, Naval Postgraduate School, Monterey
2International Business Machines Corporation, Boca Raton, USA

Tóm tắt

Từ khóa


Tài liệu tham khảo

Loomis, H. H. Jr.,The Maximum Rate Accumulator, IEEE Tec. EC-15, 4 (1966), 628–639.

Chen, T. C., Overlap and Pipeline Processing,Introduction to Computer Architecture, H. Stone, editor, Science Research Associate, Chicago, Chapter 9.

Cray Research, Inc.,Cray-1 Hardware Reference Manual, Cray Research Publica]tion No. 2240004, Rev. E, 1979.

Soderstrand, M. A. and Fields, E. L.,A High Speed Low-Cost Recursive Digital Filter Using Residue Number Arithmetic, Proc. IEEE (1977).

Sinha, B., Pipelined Finite State Machine Architecture Applied to Digital Filters, Ph.D. Dissertation, University of California, Davis, CA, September 1983.

Nagrath, I. J. and Gopal, M.,Control Systems Engineering, Halsted, Wiley, 1982.

Voelcker, H. B. and Hartquest, E. E.,Digital Filtering Via Block Recursion, IEEE Transactions on Audio and Electroacoustics (1970).

Oppenheim, A. and Shafer, R.,Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1975.