High-Level Power Analysis for Intellectual Property-Based Digital Systems
Tóm tắt
Power consumption in VLSI (Very Large Scale Integration) design is becoming a mainstream issue that cannot be neglected. Low power solution for SoC (system-on-chip) flow gives designers a powerful methodology to analyze, estimate, and optimize today’s increasing power concerns. In this paper, a new power macro-modeling technique at architectural level for the digital electronic systems is presented. This technique allows estimating the power dissipation of intellectual property (IP) components to their statistical knowledge of the primary inputs/outputs. During power estimation procedure, the sequence of an input stream is generated by a genetic algorithm (GA) using input metrics and the macro-model function is used to construct a set of functions that map the input metrics of a macro-block to its output metrics. Then, a Monte Carlo zero-delay simulation is performed for register transfer level (RTL) and the power dissipation is predicted by a macro-model function. The most important contribution of the method is that it allows fast power estimation of IP-based design by a simple addition of individual power consumption. This makes the power modeling of SoCs an easy task that permits evaluation of power features at the architectural level. In order to evaluate our model, we have constructed IP-based digital systems using different IP macro-blocks. In experiments with an individual IP macro-block, the average error is 1–2 %, and for an entire IP-based system with interconnects, the error is measured in the range of 9–15 %.
Tài liệu tham khảo
G. Bernacchia, M.C. Papaefthymiou, Analytical macro-modeling for high-level power estimation, in Proc. for IEEE International Conference on Computer-Aided Design, Nov. (1999), pp. 280–283
R. Burch, F.N. Najm, P. Yang, T. Trick, A Monte Carlo approach for power estimation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1(1), 63–71 (1993)
Z. Chen, K. Roy, A power macro-modeling technique based on power sensitivity, in Proc 35th Design Automation Conference, June (1998)
C. Ding, C. Tsui, M. Pedram, Gate-level power estimation using tagged probabilistic simulation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17(11), 1099–1107 (1998)
Y.A. Durrani, T. Riesgo, Power macro-modeling for IP modules, in Proc. for IEEE International Conference on Electronics, Circuits and Systems, Dec. (2006), pp. 1172–1175
Y.A. Durrani, A. Abril, T. Riesgo, Efficient power macro-modeling technique for IP-based digital system, in Proc. for IEEE International Symposium on Circuits & Systems, May (2007), pp. 1145–1148
Y.A. Durrani, T. Riesgo, Architectural power analysis for intellectual property-based digital system. J. Low Power Electron. 3(3), 271–279 (2007)
Y.A. Durrani, T. Riesgo, Power estimation technique for DSP architecture. Digit. Signal Process. 19(2), 213–219 (2009)
Y.A. Durrani, T. Riesgo, Statistical power estimation for register transfer level, in Proc. for International Conference for Mixed Design of Integrated Circuits and Systems, June (2006), pp. 522–527
S. Gupta, F.N. Najm, Power macro-modeling for high-level power estimation, in Proc. 34th Design Automation Conference, June (1997)
S. Gupta, F.N. Najm, Power macro-modeling for high-level power estimation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 8(1), 19–29 (2000)
A.A. Ismaeel, M.A. Breuer, The probability of error detection in sequential circuits using random test vectors. J. Electron. Test. 1, 245–256 (1991)
J.N. Kozhaya, F.N. Najm, Power estimation for large sequential circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(2), 400–407 (2001)
P. Landman, J.M. Rabaey, Activity-sensitive architectural power analysis. IEEE Trans. Comput.-Aided Des. Integration Circuits Syst. 15(6), 571–587 (1996)
X. Liu, M.C. Papaefthymiou, Incorporation of input glitches into power macro-modeling, in Proc. IEEE International Symposium on Circuits and Systems, May (2002)
X. Liu, M.C. Papaefthymiou, HyPE: Hybrid power estimation for IP-based systems-on-chip. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24(7), 1089–1103 (2005)
X. Liu, M. Papaefthymiou, A static power estimation methodology for IP-based design, in Proc. IEEE Conference on Design, Automation & Test in Europe (2001), pp. 280–287
R. Marculescu, D. Marculescu, M. Pedram, Probabilistic modelling of dependencies during switching activity analysis. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17(2), 73–83 (1998)
J. Monteiro, S. Devadas, A. Ghosh, K. Keutzer, J. White, Estimation of average switching activity in combinational logic circuits using symbolic simulation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 16(1), 121–127 (1997)