Hardware-efficient common-feedback Markov-random-field probabilistic-based noise-tolerant VLSI circuits

The 2010 International Technology Roadmap for Semiconductors. 〈http://public.itrs.net/〉. Shanbhag, 2004, Reliable and efficient system-on-chip design, IEEE Comput. Mag., 37, 42, 10.1109/MC.2004.1274003 Sotiriadis, 2003, Energy reduction in VLSI computation modules: an information-theoretic approach, IEEE Trans. Inf. Theory, 49, 790, 10.1109/TIT.2003.809601 Xie, 2013, Designing soft-edge flip-flop-based linear pipelines operating in multiple supply voltage regimes, Integr. VLSI J., on-line Serafy, 2013, A geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs, Integr. VLSI J., on-line Wang, 2013, Compact model to efficiently characterize TSV-to-transistor noise coupling in 3D ICs, Integr. VLSI J., on-line Mesgarzadeh, 2013, Simultaneous switching noise reduction by resonant clock distribution networks, Integr. VLSI J., on-line Mazreah, 2013, Low-leakage soft error tolerant port-less configuration memory cells for FPGAs, Integr. VLSI J., 46, 413, 10.1016/j.vlsi.2012.08.001 Shinkai, 2013, A gate-delay model focusing on current fluctuation over wide range of process–voltage–temperature variations, Integr. VLSI J., 46, 345, 10.1016/j.vlsi.2013.01.003 Agarwal, 2008, The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies, IEEE Trans. Very Large Scale Integr. VLSI Syst., 53, 86, 10.1109/TVLSI.2007.909792 Dhillon, 2006, Analysis and optimization of nanometer CMOS circuits for soft-error tolerance, IEEE Trans. Very Large Scale Integr. VLSI Syst., 14, 514, 10.1109/TVLSI.2006.876104 Calhoun, 2006, Static noise margin variation for sub-threshold SRAM in 65-nm CMOS, IEEE J. Solid-State Circuits, 41, 1673, 10.1109/JSSC.2006.873215 Hedge, 2000, Toward achieving energy-efficiency in presence of deep submicron noise, IEEE Trans. Very Large Scale Integr. VLSI Syst., 8, 379, 10.1109/92.863617 Brusamarello, 2008, Probabilistic approach for yield analysis of dynamic logic circuits, IEEE Trans. Circuits Syst. Regul. Pap., 55, 2238, 10.1109/TCSI.2008.918141 Korkmaz, 2008, Energy, performance, and probability tradeoffs for energy-efficient probabilistic CMOS circuits, IEEE Trans. Circuits Syst. Regul. Pap., 55, 2249, 10.1109/TCSI.2008.920139 C. Lin, H. Zhou, Trade-off between latch and flop for min-period sequential circuit designs with crosstalk, in: Proceeding of International Conferences on Computer-Aided Design, pp. 329–334, 2005. S. Lin, Y.B. Kim, F. Lombardi, Soft error hardening designs of nanoscale CMOS latches, in: Proceeding of IEEE VLSI Test Symposium, pp. 41-46, May 2009. Fazeli, 2009, Low energy single event upset/single event transient-tolerant latch for deep sub-micron technologies, IET Comput. Digital Tech., 3, 289, 10.1049/iet-cdt.2008.0099 Omana, 2010, High-performance robust latches, IEEE Trans. Comput., 59, 1455, 10.1109/TC.2010.24 Ibe, 2010, Impact of scaling on neutron-induced soft error in SRAMs from a 250nm to a 22nm design rule, IEEE Trans. Electron Devices, 57, 1527, 10.1109/TED.2010.2047907 Omana, 2007, Latch susceptibility to transient faults and new hardening approach, IEEE Trans. Comput., 56, 1255, 10.1109/TC.2007.1070 Pfau, 2010, Phase-noise-tolerant two-stage carrier recovery concept for higher order QAM formats, IEEE J. Sel. Top Quantum Electron., 16, 1210, 10.1109/JSTQE.2009.2034472 Yamaguchi, 2009, A 2.0Gb/s clock-embedded interface for full-HD 10-bit 120Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery, IEEE J. Solid-State Circuits, 44, 3560, 10.1109/JSSC.2009.2031024 Frustaci, 2008, High-performance noise-tolerant circuit techniques for CMOS dynamic logic, IET Circuits Devices Syst., 2, 537, 10.1049/iet-cds:20080070 Wey, 2008, Design and analysis of isolated noise-tolerant (INT) technique in dynamic CMOS circuits, IEEE Trans. Very Large Scale Integr. VLSI Syst., 16, 1708, 10.1109/TVLSI.2008.2001563 I.C. Wey, Y.G. Chen, C.H. Yu, J. Chen, A.Y. Wu, A 0.18μm probabilistic-based noise-tolerate circuit design and implementation with 28.7dB noise-immunity improvement, in: Proceeding of IEEE Asian Solid-State Circuits Conferences, pp. 291–294, Nov. 2006. Wey, 2009, Design and implementation of cost-effective probabilistic-based noise tolerant VLSI circuits, IEEE Trans. Circuits Syst. Regul. Pap., 56, 2411, 10.1109/TCSI.2009.2015648 I.C. Wey, Y.G. Chen, C.H. Yu, J. Chen, A.Y. Wu, A 0.13μm hardware-efficient probabilistic-based noise-tolerant circuit design and implementation with 24.5dB noise-immunity improvement, in: Proceeding of IEEE Asian Solid-State Circuits Conferences, pp. 316–319, Nov. 2007. K. Nepal, R.I. Bahar, J. Mundy, W.R. Patterson, A. Zaslavsky, Optimizing noise immune nanoscale circuits using principles of Markov random fields, in: Proceedings of Great Lakes Symposium on VLSI, April 2006, pp. 149-152. K. Nepal, R.I. Bahar, J. Mundy, W.R. Patterson, A. Zaslavsky, Techniques for designing noise-tolerant multi-level combinational circuits, in: Proceedings of Design, Automation and Test in Europe, March 2007, pp.576-581. R.I. Bahar, J. Chen, J. Mundy, A probabilistic-based design methodology for nanoscale computation, in: Proceeding of International Conferences on Computer Aided Design, pp. 480–486, 2003. K. Nepal, R.I. Bahar, J. Mundy, W.R. Patterson, A. Zaslavsky, Designing logic circuits for probabilistic computation in the presence of noise, in: Proceedings of IEEE Design Automation Conference, pp. 485–490, Jun. 2005. J. Chen, J. Mundy, Y.S. Bai, M.C. Chan, P. Petrica, I.R. Bahar, A probabilistic approach to nano-computing, in: Proceedings of IEEE Non-silicon Computer Workshop, pp. Chen. 1–8, Jun. 2003. K. Nepal, R.I. Bahar, J. Mundy, W.R. Patterson, A. Zaslavsky, Designing MRF based error correcting circuits for memory elements, in: Proceedings of Design, Automation and Test in Europe, Mar. 2006, pp. 792-793. I.C. Wey, Design and Implementation of Noise-Tolerant Digital CMOS Circuits, Ph.D. Dissertation, National Taiwan University, Republic of China, 2008. Li., 1995 Rabaey, 2003