Feasibility of FPGA accelerated IPsec on cloud

Microprocessors and Microsystems - Tập 71 - Trang 102861 - 2019
Markku Vajaranta1, Arto Oinonen1, Timo D. Hämäläinen1, Vili Viitamäki2, Jouni Markunmäki2, Ari Kulmala2
1Computing sciences, Tampere University, Tampere, Finland
2Baseband ASIC R&D, Nokia Networks, Tampere, Finland

Tài liệu tham khảo

Vajaranta, 2017, Ipsec and ike as functions in sdn controlled network, 521 Libreswan ipsec benchmarking and performance testing. www-site: https://libreswan.org/wiki/benchmarking_and_performance_testing, 2016. Vajaranta, 2018, Feasibility of fpga accelerated ipsec on cloud, 569 Helion ipsec esp engine. helion technology limited. www-site: https://www.heliontech.com/ipsec.htm, 2006, Viega, 2005, The use of galois/counter mode (GCM) in ipsec encapsulating security payload (ESP), RFC, 4106, 1 Zhao, 2003, Analysis and improvement on ipsec anti-replay window protocol, 553 Zhang, 2012, IPsec Anti-Replay Algorithm without Bit Shifting Korona, 2017, Fpga implementation of ipsec protocol suite for multigigabit networks, 1 Lu, 2005, Ipsec implementation on xilinx virtex-ii pro fpga and its application, 7 Niu, 2011, A configurable ipsec processor for high performance in-line security network processor, 674 Niu, 2013, An ipsec accelerator design for a 10gbps in-line security network processor., JCP, 8, 319 Salman, 2011, Efficient hardware accelerator for ipsec based on partial reconfiguration on xilinx fpgas, 242 Driessen, 2012, Ipsecco: a lightweight and reconfigurable ipsec core, 1 Wang, 2010, A gbps ipsec ssl security processor design and implementation in an fpga prototyping platform, J. Signal Process. Syst., 58, 311, 10.1007/s11265-009-0371-2 Park, 2016, Pipsea: a practical ipsec gateway on embedded apus, 1255 Meng, 2010, Towards high-performance ipsec on cavium octeon platform, 37 Kakarountas, 2006, High-speed fpga implementation of secure hash algorithm for ipsec and vpn applications, J. Supercomput., 37, 179, 10.1007/s11227-006-5682-5 Chodowiec, 2001, Experimental testing of the gigabit ipsec-compliant implementations of rijndael and triple des using slaac-1v fpga accelerator board, 220 Soltani, 2015, An ultra-high throughput and fully pipelined implementation of aes algorithm on fpga, Microprocess. Microsyst., 39, 480, 10.1016/j.micpro.2015.07.005 Wireguard performance analysis. www-site: https://www.wireguard.com/performance/, 2018. Stronswan, the opensource ipsec-based vpn solution. www-site: https://www.strongswan.org, 2018. M. Tremer, Ipfire ipsec benchmark. www-site: https://blog.ipfire.org/post/feature-spotlight-galois-counter-mode-ipsec-with-10g, 2018. Parelkar, 2018, High performance udp/ip 40gb ethernet stack for fpgas, 255 Kent, 2005, IP Encapsulating Security Payload (ESP) Savola, 2006, MTU and Fragmentation Issues with In-the-Network Tunneling Majzoobi, 2011, Fpga-based true random number generation using circuit metastability with adaptive feedback control, 17 Cisco. ipsec anti-replay check failures. document id:116858. www-site: https://www.cisco.com/c/en/us/support/docs/ip/internet-key-exchange-ike/116858-problem-replay-00.html, 2016. Jiang, 2013, Scalable ternary content addressable memory implementation using fpgas, 71 Ullah, 2012, Fpga implementation of sram-based ternary content addressable memory, 383 Dudeck, 2017, Why is TCAM Essential for the Cloud? Open networking foundation, openflow. www-site: https://www.opennetworking.org/technical-communities/areas/specification/open-datapath/, 2018. Benson, 2010, Network traffic characteristics of data centers in the wild, 267 Morton, 2013, IMIX Genome: specification of variable packet sizes for additional testing, RFC, 6985, 1