FSPICE: a tool for fault modelling in MOS circuits

Integration - Tập 3 - Trang 245-255 - 1985
M. Renovell1, G. Cambon1, D. Auvergne1
1Laboratoire d'Automatique et de Microelectronique de Montpellier, LA 371 du CNRS, Universite des Sciences et Techniques du Languedoc, 34060 Montpellier, France

Tài liệu tham khảo

Nickel, 1980, VLSI The inadequacy of the stuck at fault mode, 378 Nagel, L.W. and D.O. Pederson, SPICE. Simulation Program with Integrated Circuit Emphasis, Electronics Research Laboratory, College of engineering, University of California, Berkeley, California. 1984 Courtois, 1981, Test et LSI Edwards, 1980, Testing for MOS integrated circuit failure modes, 407 Courtois, 1981, Failure mechanisms, fault hypotheses and analytical testing of LSI-NMOS (HMOS) circuits, 81, 341 Case, G.R., Analysis of actual fault mechanisms in CMOS logic gates, Sandia laboratories, Albuquerque, NM 87115, pp. 265–270. Cambon, 1985, Fault Modeling in MOS Technologies, 11 Murphy, 1983, Microcomputers: Trends, technologies, and design strategies, IEEE J. Sol. State Circ. SC., 18, 236, 10.1109/JSSC.1983.1051934