Ensuring safety and efficiency in networks-on-chip

Pande, 2005, Performance evaluation and design trade-offs for network-on-chip interconnect architectures, IEEE Trans. Comput., 54, 1025, 10.1109/TC.2005.134 Dally, 2003 J. Kim, Low-cost router microarchitecture for on-chip networks, in: Micro, 2009. H. Zhang, Service disciplines for guaranteed performance service in: packet-switching networks, in: Proceedings of the IEEE, 1995. K. Goossens, A. Hansson, The aethereal network on chip after ten years: goals, evolution, lessons, and future, in: DAC, June 2010, pp. 306–311. A. Hansson, M. Coenen, K. Goossens, Channel trees: Reducing latency by sharing time slots in time-multiplexed networks on chip, in: CODES+ISSS, September 2007, pp. 149–154. Kastner, 2013, SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip, SIGARCH Comput. Archit. News, 41, 583, 10.1145/2508148.2485972 M. Schoeberl, et al., A statically scheduled time-division-multiplexed network-on-chip for real-time systems, in: NOCS, pp. 152–160, 2012. Gomony, 2015, A real-time multichannel memory controller and optimal mapping of memory clients to memory channels, ACM Trans. Embed. Comput. Syst., 14, 25, 10.1145/2661635 Zhang, 1995, Service disciplines for guaranteed performance service in packet-switching networks, Proc. IEEE, 83, 1374, 10.1109/5.469298 Bolotin, 2004, QNoC: QoS architecture and design process for network on chip, J. Syst. Archit., 50, 105, 10.1016/j.sysarc.2003.07.004 Z. Shi, A. Burns, Real-time communication analysis for on-chip networks with wormhole switching, in: NoCS 2008, 2008. T. Bjerregaard, J. Sparso, A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip, in: DATE, vol. 2, March 2005, pp. 1226–1231. A. Burns, J. Harbin, L. Indrusiak, A wormhole noc protocol for mixed criticality systems, in: 2014 IEEE Real-Time Systems Symposium (RTSS), December 2014, pp. 184–195. S. Tobuschat, P. Axer, R. Ernst, J. Diemer, Idamc: a noc for mixed criticality systems, in RTCSA, 2013. J. Diemer, R. Ernst, Back suction: service guarantees for latency-sensitive on-chip networks, in: 2010 Proceedings of the Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS), 2010, pp. 155–162. E.A. Rambo, R. Ernst, Worst-case communication time analysis of networks-on-chip with shared virtual channels, in: DATE, 2015. G. Durrieu, et al., Predictable flight management system implementation on a multicore processor, in: ERTS, 2014. Z.P. Wu, Y. Krish, R. Pellizzoni, Worst case analysis of dram latency in multi-requestor systems, in: RTSS, December 2013. McKeown, 2008, Openflow: enabling innovation in campus networks, SIGCOMM Comput. Commun. Rev., 38, 69, 10.1145/1355734.1355746 L. Cong, W. Wen, W. Zhiying, A configurable, programmable and software-defined network on chip, in: 2014 IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA), 2014. R. Sandoval-Arechiga, R. Parra-Michel, J.L. Vazquez-Avila, J. Flores-Troncoso, S. Ibarra-Delgado, Software defined networks-on-chip for multi/many-core systems: a performance evaluation, in: ANCS '16, 2016. J. Wang, M. Zhu, C. Peng, L. Zhou, Y. Qian, W. Dou, Software-defined photonic network-on-chip, in: ICeND 2014, 2014. I. Walter, I. Cidon, R. Ginosar, A. Kolodny, Access regulation to hot-modules in wormhole nocs, in: NOCS, May 2007, pp. 137–148. A. Kostrzewa, S. Tobuschat, P. Axer, R. Ernst, Supervised sharing of virtual channels in networks-on-chip, in: SIES, 2014. Bertozzi, 2005, Noc synthesis flow for customized domain specific multiprocessor systems-on-chip, Parallel Distrib. Syst., 16, 113, 10.1109/TPDS.2005.22 A. Schranzhofer, et al., Timing analysis for tdma arbitration in resource sharing systems, in: RTAS, 2010. R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, R. Kegley, A predictable execution model for cots-based embedded systems, in: RTAS, 2011. A. Kostrzewa, S. Saidi, R. Ernst, Dynamic control for mixed-critical networks-on-chip, in: 2015 IEEE Real-Time Systems Symposium, December 2015, pp. 317–326. A. Kostrzewa, S. Saidi, R. Ernst, Slack-based resource arbitration for real-time networks-on-chip, in: DATE, January 2016. A. Kostrzewa, S. Saidi, L. Ecco, R. Ernst, Flexible tdm-based resource management in on-chip networks, in: Proceedings of the 23rd International Conference on Real Time and Networks Systems, RTNS '15, ACM, New York, NY, USA, 2015, pp. 151–160. R. Pellizzoni, et al., A predictable execution model for cots-based embedded systems, in: RTAS, 2011. R. Stefan, A. Molnos, A. Ambrose, K. Goossens, A tdm noc supporting qos, multicast, and fast connection set-up, in: DATE, March 2012, pp. 1283–1288. R. Henia, et al., System level performance analysis – the symta/s approach, in: IEE Proceedings Computers and Digital Techniques, 2005. J. Diemer, P. Axer, R. Ernst, Compositional performance analysis in python with pycpa, in: WATERS, July 2012. S. Schliecker et al, Providing accurate event models for the analysis of heterogeneous multiprocessor systems, in: CODES+ISSS, ACM, New York, NY, USA, 2008, pp. 185–190. Bhat, 2011, Making dram refresh predictable, Real.-Time Syst., 47, 430, 10.1007/s11241-011-9129-6 JEDEC, Arlington, VA, USA, JESD79-2F: DDR2 SDRAM Specification, November 2009. JEDEC, Arlington, VA, USA, JESD79-3F: DDR3 SDRAM Specification, July 2012. B. Akesson, K. Goossens, M. Ringhofer, Predator: a predictable SDRAM memory controller, in: International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), ACM Press, New York, NY, USA, September 2007, pp. 251–256. K. Chandrasekar, B. Akesson, K. Goossens, Improved power modeling of ddr sdrams, in: 2011 Proceedings of the 14th Euromicro Conference on Digital System Design (DSD), August 31, 2011–September 2, 2011, pp. 99 –108. L. Ecco, S. Tobuschat, S. Saidi, R. Ernst, A mixed critical memory controller using bank privatization and fixed priority scheduling, in: 2014 IEEE Proceedings of the 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), August 2014, pp. 1–10. Y. Ben-Itzhak, et al., Hnocs: modular open-source simulator for heterogeneous nocs, in: SAMOS, 2012. R. Pellizzoni, P. Meredith, M.-Y. Nam, M. Sun, M. Caccamo, L. Sha, Handling mixed-criticality in soc-based real-time embedded systems, in: EMSOFT, ACM, New York, NY, USA, 2009. Hara, 2009, Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis, J. Inf. Process., 17, 242