Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example

wijeratne, 2006, a 9 ghz 65 nm intel pentium 4 processor integer <?pub _nolinebreak?>execution<?pub /_nolinebreak?> core, IEEE ISSCC Dig Tech Papers, 353

zlatanovici, 2002, Powerperformance tradeoffs in datapaths

10.1109/JSSC.2004.831796

10.1109/TVLSI.2005.848819

10.1109/JSSC.2008.2010795

10.1109/ISSCC.1996.488718

10.1109/JSSC.2003.822775

10.1147/rd.252.0156

10.1109/12.2261

huang, 2000, effect of wire delay on the design of prefix adders in deep-submicron technology, Proc 34th Asilomar Conf Signals Systems and Computers, 2, 1713

beaumont-smith, 2001, parallel prefix adder design, Proc 15th Symp Computer Arithmetic, 218

dao, 2001, application of logical effort techniques for speed optimisation and analysis of representative adders, Proc 35th Asilomar Conf Signals Systems and Computers, 2, 1666

10.1109/ESSCIRC.2003.1257101

10.1109/ESSCIRC.2003.1257137

10.1109/ISQED.2005.11

rusu, 2006, a dual-core multi-threaded xeon processor with 16 mb l3 cache, IEEE ISSCC Dig Tech Papers, 102

10.1109/ARITH.2007.31

10.1109/JSSC.2005.859894

10.1109/TC.1973.5009159

oklobdzija, 2003, energy-delay estimation techniques for high-performance microprocessor vlsi adders, 16th IEEE Symp Computing Arithmetic, 272, 10.1109/ARITH.2003.1207688

golden, 2006, a 2.6 ghz dual-core 64b <formula formulatype="inline"><tex notation="tex">$\times\,$</tex></formula>86 microprocessor with ddr2 memory support, IEEE ISSCC Dig Tech Papers, 104

10.1109/ARITH.1987.6158699

park, 2000, 470 ps 64 bit parallel binary adder, Symp VLSI Circuits, 192

10.1109/JSSC.2002.803948

mathew, 2001, sub-500 ps 64b alus in 0.18 <formula formulatype="inline"> <tex notation="tex">$\mu\hbox{m}$</tex></formula> soi/bulk cmos: design and scaling trends, IEEE ISSCC Dig Tech Papers, 318

10.1109/JSSC.2004.838019

zlatanovici, 2006, powerperformance optimization for custom digital circuits, J Low Power Electron, 2, 1, 10.1166/jolpe.2006.013

rabaey, 2003, Digital Integrated Circuits A Design Perspective

sutherland, 1999, Logical Effort

10.1145/322217.322232

knowles, 2001, a family of adders, Proc 15th Symp Computer Arithmetic, 277

harris, 2003, a taxonomy of parallel prefix networks, Proc 37th Asilomar Conf Computing Circuits and Systems, 2213

ofman, 1963, on the algorithmic complexity of discrete functions, Soviet PhysicsDoklady, 7, 589