Effects of neglecting carrier tunneling on electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs
Tóm tắt
We investigate the validity of the assumption of neglecting carrier tunneling effects on the self-consistent electrostatic potential in calculating the direct tunneling gate current in deep submicron MOSFETs. A comparison between simulated and experimental results shows that for accurate modeling of direct tunneling current, tunneling effects on potential profile need to be considered. The relative error in gate current due to neglecting carrier tunneling is higher at higher gate voltages and increases with decreasing oxide thickness. We also study the direct tunneling gate current in MOSFETs with high-K gate dielectrics.
Từ khóa
#MOSFETs #Tunneling #Semiconductor device modeling #Voltage #Dielectric filmsTài liệu tham khảo
10.1103/PhysRevB.5.4891
10.1016/S0038-1101(00)00115-5
10.1109/16.936711
10.1109/16.992881
2001, The International Technology Roadmap for Semiconductors
10.1063/1.368845
städele stadele, 2001, tunneling through ultrathin sio<formula><tex>$_2$</tex></formula> gate oxides from microscopic models, Journal of Applied Physics, 89, 348, 10.1063/1.1330764
10.1063/1.331336
10.1063/1.1361065
10.1109/16.772492
10.1016/S0038-1101(98)00097-5
10.1016/S0038-1101(00)00128-3
10.1109/16.870561
10.1109/16.915702
10.1063/1.1320025
10.1109/55.568766
10.1063/1.117072
10.1063/1.1403658