Digital counter cell design using carbon nanotube FETs

Alkaldy, 2014, A novel design approach for multi-input XOR gate using multi-input majority function, Arabian Journal for Science and Engineering, 39, 7923, 10.1007/s13369-014-1387-x Azarderakhsh, 2013, Low-complexity multiplier architectures for single and hybrid-double multiplications in Gaussian normal bases, IEEE Transactions on Computers, 62, 744, 10.1109/TC.2012.22 Bagherizadeh, 2011, A low power & high speed carbon nanotube 5 to 3 compressor, Faible Tension Faible Consommation, 115, 10.1109/FTFC.2011.5948902 Bagherizadeh, 2011, Two novel low-power and high-speed dynamic carbon nanotube full-adder cells, Nanoscale Research Letters, 6, 519, 10.1186/1556-276X-6-519 Bagherizadeh, 2014, Design an ASIP for edit distance algorithm in pattern recognition, 971 Bahrami, 2000, “Efficient modulo 2” +1 multiplication schemes for IDEA, IEEE International Symposium on Circuits and Systems, 4, 653 Bahrepour, 2013, A novel high speed full adder based on linear threshold gate and its application to a 4-2 compressor, Arabian Journal for Science and Engineering, 38, 3041, 10.1007/s13369-013-0615-0 Chang, 2004, Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits, IEEE Transactions on Circuits and Systems I: Regular Papers, 51, 1985, 10.1109/TCSI.2004.835683 Chowdhury, 2008, Design, simulation and testing of a high speed low power 15-4 compressor for high speed multiplication applications Chowdhury, 2008, Design, simulation and testing of a high speed low power 15-4 compressor for high speed multiplication applications, 434 Dandapat, 2010, A 1.2-ns 16×16-bit binary multiplier using high speed compressors, International Journal of Electrical and Electronics Engineering, 4, 234 Deng, 2013, Binary multiplication using hybrid MOS and multi-gate single-electron transistors, IEEE Transactions on Very Large Scale Integration (VLSI), 21, 1573, 10.1109/TVLSI.2012.2217993 Deng, 2007, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region, IEEE Transactions on Electron Devices, 54, 3186, 10.1109/TED.2007.909030 Deng, 2007, A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking, IEEE Transactions on Electron Devices, 54, 3195, 10.1109/TED.2007.909043 Ghasemzadeh, 2014, A novel fast glitchless 7-3 counter with a new structure, 131 Jaberipur, 2009, Improving the speed of parallel decimal multiplication, IEEE Transactions on Computers, 58, 1539, 10.1109/TC.2009.110 Joshy, 2012, Design and analysis of compressors using CNTFET, 323 Lin, 2009, A novel CNTFET-based ternary logic gate design, 435 Mehrabani, 2015, A symmetric, multi-threshold, high-speed and efficient-energy 1-bit full adder cell design using CNFET technology, Circuits, Systems, and Signal Processing, 34, 739, 10.1007/s00034-014-9887-1 Mehrabi, 2013, Design, analysis, and implementation of partial product reduction phase by using wide m:3 (4≤m≤10) compressors, International Journal of High Performance Systems Architecture, 4, 231, 10.1504/IJHPSA.2013.058986 Mehrabi, 2013, Performance analysis and simulation of two different architectures of (6: 3) and (7: 3) compressors based on carbon nano-tube field effect transistors Mehrabi, 2013, CNFET-based design of energy-efficient symmetric three-input XOR and full adder circuits, Arabian Journal for Science and Engineering, 38, 3367, 10.1007/s13369-013-0627-9 Mohd, 2013, Carry-based reduction parallel counter design, International Journal of Electronics, 100, 1510, 10.1080/00207217.2012.751320 Najafi, 2014, High-speed energy-efficient 5:2 compressor, 80 Parandeh-Afshar, 2010, Improving FPGA performance for carry-save arithmetic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18, 578, 10.1109/TVLSI.2009.2014380 Perri, 2012, New methodology for the design of efficient binary addition circuits in QCA, IEEE Transactions on Nanotechnology, 11, 1192, 10.1109/TNANO.2012.2220565 Pishvaie, 2012, Improved CMOS (4,2) compressor designs for parallel multipliers, Computers & Electrical Engineering, 38, 1703, 10.1016/j.compeleceng.2012.07.015 Qi, 2012, A high speed low power modulo 2n+1 multiplier design using carbon-nanotube technology, 406 Rodríguez-Reséndiz, 2012, Design and implementation of an adjustable speed drive for motion control applications, Journal of Applied Research and Technology, 10, 180, 10.22201/icat.16656423.2012.10.2.406 Waters, 2010, A reduced complexity wallace multiplier reduction, IEEE Transactions on Computers, 59, 1134, 10.1109/TC.2010.103