Design of Poly-Si Junctionless Fin-Channel FET With Quantum-Mechanical Drift-Diffusion Models for Sub-10-nm Technology Nodes

10.1007/978-3-642-15868-1_10

10.1038/nnano.2010.15

cho, 2010, Optimum design of junctionless MOSFET based on silicon nanowire structure and analysis on basis RF characteristics, J Inst Electron Eng South Korea SD, 47, 14

10.1109/TED.2009.2039093

10.1109/TED.2002.805634

10.5573/JSTS.2008.8.4.302

10.5573/JSTS.2014.14.5.508

2015, Atlas User Manual

2013, International Technology Roadmap for Semiconductors (ITRS)

choi, 2005, The effect of metal thickness, overlayer and high- $\kappa $ surface treatment on the effective work function of metal electrode, Proc Euro Solid-State Device Res Conf (ESSDERC), 101

huang, 1999, Sub 50-nm FinFET: PMOS, IEDM Tech Dig, 67

10.1016/j.sse.2003.12.020

10.1109/LED.2003.810888

10.1109/16.887014

10.5573/JSTS.2014.14.5.525

10.1109/JPROC.2003.818336

10.1109/16.822280

woo, 2002, Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile, IEEE Trans Nanotechnol, 1, 233, 10.1109/TNANO.2002.807373

10.1109/16.19963

collaert, 2005, Tall triple-gate devices with TiN/HfO2 gate-stack, Symp VLSI Technol Dig, 108

10.1109/16.3346

10.1063/1.360468

10.1080/00207217.2012.669709

gupta, 2004, Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors, Indian J Pure Appl Phys, 42, 528

10.1109/16.915695

10.1109/TED.2014.2301451