Design and evaluation of energy-efficient carbon nanotube FET-based quaternary minimum and maximum circuits

Abu El-Seoud, 2007, On modelling and characterization of single electron transistor, International Journal of Electronics, 94, 573, 10.1080/00207210701295061 Datla, 2009 Deng, 2007 Deng, 2007, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region, IEEE Transactions on Electron Device, 54, 3186, 10.1109/TED.2007.909030 Deng, 2007, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking, IEEE Transactions on Electron Device, 54, 3195, 10.1109/TED.2007.909043 Keshavarzian, 2009, Universal ternary logic circuit design through carbon nanotube technology, International Journal of Nanotechnology, 6, 942, 10.1504/IJNT.2009.027557 Keshavarzian, 2013, A novel CNTFET-based ternary full adder, Circuits Systems and Signal Processing, 33, 665, 10.1007/s00034-013-9672-6 Kim, 2009, A novel design methodology to optimize the speed and power of the CNFET circuits, 1130 Liang, 2014, Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs, IEEE Transactions on Nanotechnology, 13, 695, 10.1109/TNANO.2014.2316000 Lin, 2009, Threshold voltage and on-off ratio tuning for multiple-tube carbon nanotube FETs, IEEE Transactions on Nanotechnology, 8, 4, 10.1109/TNANO.2008.2004706 Lin, 2012, Design of a ternary memory cell using CNTFETs, IEEE Transactions on Nanotechnology, 11, 1019, 10.1109/TNANO.2012.2211614 McEuen, 2002, Single-walled carbon nanotube electronics, IEEE Transactions on Nanotechnology, 1, 78, 10.1109/TNANO.2002.1005429 Moaiyeri, 2011, Design of energy-efficient and robust ternary circuits for nanotechnology, IET Circuits, Devices & Systems, 5, 285, 10.1049/iet-cds.2010.0340 Moaiyeri, 2012, Design and analysis of a high-performance CNFET-based Full Adder, International Journal of Electronics, 99, 113, 10.1080/00207217.2011.623269 Moaiyeri, 2012, Design and evaluation of CNFET-based quaternary circuits, Circuits, Systems, and Signal Processing, 31, 1631, 10.1007/s00034-012-9413-2 Mouftah, 1974, Integrated circuits for ternary logic, 285 Mouftah, 1982, Injected voltage low-power CMOS for 3-valued logic, IEE Proceedings G-Electronic Circuits and Systems, 129, 270, 10.1049/ip-g-1.1982.0047 Raychowdhury, 2005, Carbon-nanotube-based voltage-mode multiple-valued logic design, IEEE Transactions on Nanotechnology, 4, 168, 10.1109/TNANO.2004.842068 Raychowdhury, 2007, Carbon nanotube electronics: Design of high-performance and low-power digital circuits, IEEE Transactions on Circuits and Systems I: Regular Papers, 54, 2391, 10.1109/TCSI.2007.907799 Tehrani, 2011, Design and implementation of multistage interconnection networks using quantum-dot cellular automata, Microelectronics Journal, 42, 913, 10.1016/j.mejo.2011.03.004 Yang, 2014, Chirality-specific growth of single-walled carbon nanotubes on solid alloy catalysts, Nature, 510, 522, 10.1038/nature13434 Zhang, 2011, Overcoming carbon nanotube variations through co-optimized technology and circuit design