Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)

Arvind, 1990, Executing a program on the MIT tagged-token dataflow architecture, IEEE Trans. Comput., 39, 300, 10.1109/12.48862 Dennis, 1975, A preliminary architecture for a basic data-flow processor, Int. Symp. Comput. Arch., 125 Chatterjee, 2000, Buffer assignment algorithms on data driven ASICs, IEEE Trans. Comput., 49, 16, 10.1109/12.822561 Golota, 2001, A universal dynamically adaptable and programmable network router for parallel computers, VLSI Design, 12, 25, 10.1155/2001/50167 Grafe, 1989 Gurd, 1985, The manchester prototype dataflow computer, Commun. ACM, 28, 34, 10.1145/2465.2468 Hennessy, 1999, The future of systems research, Computer, 27, 10.1109/2.781631 Hum, 1995, A design study of the earth multiprocessor, Int. Conf. Paral. Arch. Compil. Technol., 59 Papadopoulos, 1990, Monsoon: an explicit token-store architecture, Int. Symp. Comput. Arch., 82 Sakai, 1991, Prototype implementation of a highly parallel dataflow machine EM4, Int. Paral. Proc. Symp., 278, 10.1109/IPPS.1991.153792 Shimada, 1984, An architecture of a data flow machine and its evaluation, Compcon, 486 Tang, 1999, Automatically partitioning threads for multithreaded architectures, J. Paral. Distr. Comput., 58, 159, 10.1006/jpdc.1999.1551 Terada, 1988, Design philosophy of a data-driven processor: Q-p, J. Inform. Proc., 10, 245 Hwu, 1986, HPSm, a high performance restricted data flow architecture having minimal functionality, Int. Symp. Comput. Arch.