Data encoding techniques to improve the performance of System on Chip

Aghaghiri, Y., Fallah, F., Pedram, M., 2001, “Irredundant address bus encoding for low-power,” Proceedings of IEEE International Symposium Low-Power Electronics and Design (ISLPED), 2001, pp. 182–187. Aghaghiri, Y., Fallah, F., Pedram, M., 2002, “ALBORZ: Address level bus power optimization,” Proceedings of International Symposium of Quality Electronic Design (ISQED), pp. 470–475. Ascia, 2005, Switching activity reduction in embedded systems: a genetic bus encoding approach, IEE Proc. Comput. Digital Tech., 152, 756, 10.1049/ip-cdt:20045174 Bahari, 2007, Interframe bus encoding technique for low power video compression, Proc. VLSI Design, 691 Benini, L., De Micheli, G., Macii, E., Poncino, M., Quer, S., 1997, “System-level Power Optimization of Special Purpose Applications: The beach solution,” Proceedings of ACM/IEEE International Symposium Low Power Electronics and Design (ISLPED), Monterey, CA, pp. 24–29. Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C., 1997, “Asymptotic Zero-transition Activity Encoding for Address Busses in Low-power Microprocessor-based Systems,” Proceedings of IEEE/ACM Great Lakes Symposium on VLSI (GLS-VLSI), Urbana, IL, pp. 77–82. Benini, L., DeMicheli, G., Macii, E., Sciuto, D., and Silvano, C., 1998, “Address Bus Encoding Techniques for System Level Power Optimization,” in Proceedings of Design, Automation and Test in Europe (DATE), Paris, France, pp. 861–866. Chang, N., Kim, K., Cho, J., 2000, “Bus encoding for low-power high-performance memory systems,” in Proceedings of the 37th Conference on Design Automation Conference (DAC), 2000, pp. 800–805. Cheng, W.C., Pedram, M., 2001, “Low power techniques for address encoding and memory allocation,” in Proceedings of the Conference on Asia South Pacific Design Automation (ASPDAC), 2001, pp. 245–250. Chennakesavulu, 2018, Improved Performance of Error Controlling Codes Using Pass Transistor Logic, Circ. Syst. Sig. Process., 37, 1145, 10.1007/s00034-017-0596-4 Cover, 1991 Fletcher, R.J., “Integrated Circuit having Outputs Configured for Reduced State Changes,” U.S. Patent 4 667 337, 1987. Fornaciari, W., Polentarutti, M., Sciuto, D., Silvano, C., 2000, “Power optimization of system-level address buses based on software profiling,” in Proceedings of International Conference on Hardware/Software Codesign (CODES), pp. 29–33. Givargis, T., Eppstein, D., 2002, “Reference caching using unit distance redundant codes for activity reduction on address buses,” in Proceedings of International Workshop on Embedded System Hardware/Software Codesign (ESCODES), San Jose, pp. 43–48. Guoyue Jiang, Zhaolin Li, Fang Wang, and Shaojun Wei, 2015, “A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks,” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 4, pp. 664-677. Ikeda, M., Asada, K., 1996, “Bus Data Coding with Zero Suppression for Low Power Chip Interfaces,” in Proceedings of International Workshop on Logic and Architecture Synthesis, pp. 267–274. Jiaqiang Li , Pedro Reviriego, Liyi Xiao, Costas Argyrides and Jie Li, 2018, “Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction,” in IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 2, February 2018, pp. 221–229. Kim, K. W., Baek, K. H., Shanbhag, N., . Liu, C. L and Kang, S. M. 2000, “Coupling-driven signal encoding scheme for low-power interface design,” in Proceedings of International Conference on Computer Aided Design (ICCAD), pp. 318–321. Komatsu, S., Ikeda, M., Asada, K., 1999, “Low power chip interface based on bus data encoding with adaptive code-book method,” in Ninth Great Lakes Symposium on VLSI (GLS-VLSI), pp. 368–371. Komatsu, S., Fujita, M., 2003, “Irredundant address bus encoding techniques based on adaptive codebooks for low power,” in Proceedings of the Conference on Asia South Pacific Design Automation (ASPDAC), 2003, 9–14. Kretzschmar, 2002, A Low Overhead Auto-optimizing Bus Encoding Scheme for Low Power Data Transmission, 342 Kush, E., Rabaey, J., 1998, “Low-Energy Embedded FPGA Structures,” in IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 155–160. Lv, T., Wolf, W., Henkel, J., Lekatsas, H., 2002, “An adaptive dictionary encoding scheme for SOC data buses,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 1059–1064. Madhu, M., Srinivas Murty, V., Kamakoti, V., 2003, “Dynamic coding Technique for Low-Power data bus,” Proceeding of IEEE computer Society Annual Symposium on VLSI (ISVLSI’03), 2003, pp. 252-253. Mamidipaka, 2003, Adaptive low-power address encoding techniques using self-organizing lists, IEEE Trans. Very Large Scale Integrat. Syst. (TVLSI), 11, 827, 10.1109/TVLSI.2003.814325 Abdelfattah, 2016, Power analysis of embedded NoCs on FPGAs and comparison with custom buses, IEEE Trans. Very Large Scale Integrat. (VLSI) Syst., 24, 165, 10.1109/TVLSI.2015.2397005 Murgai, R., Fujita, M., Oliveira, A., 1998, “Using complementation and re-sequencing to minimize transitions,” in Proceedings of the 35th ACM/IEEE Design Automation Conference (DAC), pp. 694–697. Muroyama, M., Tarumi, K., Makiyama, K., Yasuura, H., “A variation-aware low-power coding methodology for tightly coupled buses,” in Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), Vol. 1, 2005, pp. 557–560. Natesan, J., Radhakrishnan, D., 2004, “Shift invert coding (SINV) for low power VLSI,” in IEEE Conference on Digital System Design, March, 2004, pp. 190–194. Neel Gala, Swagath Venkataramani, Anand Raghunathan, Kamakoti, V., 2017, “Approximate Error Detection With Stochastic Checkers,” in IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 8, August 2017, pp. 2258–2270. Nima Jafarzadeh, Maurizio Palesi, Ahmad Khademzadeh, Ali Afzali-Kusha, 2014, “Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip,” in IEEE Transactions on very Large Scale Integration (VLSI) Systems, Vol. 22, No.3, 2014, pp. 675-685. Parandeh-Afshar, H., Afzali-Kusha, A., Khakifi rooz, A., 2006, “A very high performance address BUS encoder,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2006, 4 p. 1734. Petrov, 2004, Low-power instruction bus encoding for embedded processors, IEEE Trans. Very Large Scale Integrat. Syst., 12, 812, 10.1109/TVLSI.2004.831468 Rahaman, M.S., Chowdhury, M.S., 2009, “Crosstalk avoidance and error-correction coding for coupled RLC interconnects,” in Proceedings of IEEE international Symposium on Circuits and Systems (ISCAS), 2009, pp. 141-144. Ramprasad, N.R. Shanbhag, I.N. Hajj, “A coding framework for low-power address and data busses,” IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol. 7, No. 2, 1999, pp. 212–221. Ravindra, J.V.R., Navya Chittarvu, Srinivas, M.B., 2006, “Energy Efficient Spatial Coding Technique for Low Power VLSI Applications,” International workshops on System on chip for real time applications, pp. 201–204. Samala, N.K., Radhakrishnan, D., Izadi, B., 2004, “A Novel deep submicron Bus Coding for Low Energy,” Proceedings of the International Conference on Embedded Systems and Applications, pp. 25–30. Sathish, 2015 Semiconductor Industry Association. “National Technology Roadmap for Semiconductors,” 1997. Shepard, K.L., 1998, “Design Methodologies for Noise in Digital Integrated Circuits,” in Proceedings of ACM/IEEE Design Automation Conference, pp. 94-99. Shin, 2001, Partial bus-invert coding for power optimization of application-specific systems, IEEE Trans. Very Large Scale Integrat. Syst. (TVLSI), 9, 377, 10.1109/92.924059 Sridhara, 2006 Stan, M.R., Burleson, W.P., 1994, “Limited-weight codes for low-Power I/O,” in Proceedings of International Workshop on Low Power Design, Napa, CA, pp. 209–214 Stan, 1995, Bus-invert coding for low power I/O, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 3, 49, 10.1109/92.365453 Stan, M.R., Burleson, W.P., 1996, “Two-dimensional Codes for Low Power,” in Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), pp. 335–340. Stan, 1997, Low-power encodings for global communication in CMOS VLSI, IEEE Trans. Very Large Scale Integration (TVLSI), 5, 444, 10.1109/92.645071 Su, 1994, Saving power in the control path of embedded processors, IEEE Design Test Comput., 11, 24, 10.1109/54.329448 Sundararajan, V., Parhi, K.K., “Reducing bus transition activity by limited weight coding with codeword slimming,” in Proceedings of the 10th Great Lakes Symposium on VLSI (GLSVLSI), 2000, pp. 13–16. Sundarrajan Rangachari, Jaiganesh Balakrishnan, and Nitin Chandrachoodan, “Scenario-Aware Dynamic Power Reduction Using Bias Addition,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 2, February 2017, pp.450–461. Tabor, J., “Noise Reduction Using Low Weight and Constant Weight Coding Techniques,” Master’s thesis, EECS Dept., MIT, 1990. Flayyih, 2014, Crosstalk-aware multiple error detection scheme based on two-dimensional parities for energy efficient network on chip, IEEE Trans. Circ. Syst., 61, 2034 Xiaokun Yang and Jean H. Andrian , “A High-Performance On-Chip Bus (MSBUS) Design and Verification,” in IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 7, July 2015, pp. 1350-1354. Xie, L., Qiu, P., and Qiu, Q., 2005, “Partitioned bus coding for energy reduction,” Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), Vol.2, pp. 1280–1283. Yoo, S., Choi, K., 1999, “Interleaving partial bus-invert coding for low power reconfiguration of FPGAs,” Proceedings of the Sixth International Conference on VLSI and CAD, pp. 549–552.