DIF: A framework for VLSI multi-level representation

Integration - Tập 2 - Trang 227-241 - 1984
David P. LaPotin1, Sani R. Nassif2, Jayanth V. Rajan1, Michael L. Bushnell2, John A. Nestor1
1Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, USA
2Department of Electrical and Computer Engineering, Carnegie-Mellon University, Pittsburgh, PA 15213, USA

Tài liệu tham khảo

Barbacci, 1977, The ISPS computer description language Bushnell, 1983, DIF: The CMU-DA intermediate form Director, 1981, A design methodology and computer aids for digital VLSI systems, IEEE Trans. Circuits and Systems, CAS-28, 634, 10.1109/TCS.1981.1085036 Frank, 1981, Hierarchical wirelist format Gardner, 1977, Multi-level modeling in SARA, 63 Gupta, 1982, ACE user's guide Hill, 1979, SABLE: A tool for generating structured, multi-level simulations, 272 Hitchcock, 1983, Automated synthesis of data paths Kowalski, 1983, The VLSI design automation assistant: Prototype system Mead, 1980 Nassif, 1982, FABRICS II: A statistical simulator of the IC fabrication process, 298 Sakallah, 1982, An event driven approach for mixed gate and circuit level simulation Trick, 1983, Fast RC simulation for VLSI interconnect, 178 Van Cleemput, 1977, An hierarchical language for the structural description of digital systems, 377 Vasantharajan, 1982, Design and implementation of a VT-based multi-level representation