Cost-effective flow table designs for high-speed routers: architecture and performance evaluation
Tóm tắt
Provision of QoS-related router functions such as traffic regulation, policy routing, and usage-based accounting requires that a flow table store state information for active flows. The design of such a flow table is not trivial for a high-speed Internet router (e.g., 100+ Gbps) with a large number of active flows (e.g., tens of millions) and a high packet arrival rate (e.g., tens of millions of packets per second). Targeting two different models (centralized and distributed) of router design, we propose a software-based design to be implemented on individual line cards, which is suitable for the distributed model, and a hardware-based design to be implemented in the main forwarding engine of a router, which is suitable for the centralized model. The software-based design, adapted from the hash table data structure, employs a practical and effective technique to solve the garbage collection problem caused by the expired flows. The hardware-based design, adapted from the architecture of an N-way set-associative cache, employs a novel dynamic set-associative scheme to reduce the overflow ratio that a traditional set-associative scheme incurs, by a high percentage, and a pipelined design to achieve a throughput of 100+ Gbps. The performance evaluation results from both trace-driven simulation and statistical analysis demonstrate that both designs are cost-effective for their targeted router models.
Từ khóa
#Routing #Throughput #Traffic control #Search engines #Data structures #Analytical models #Statistical analysis #Performance analysis #Web and internet services #LogicTài liệu tham khảo
10.1016/0022-0000(79)90044-8
10.1016/0020-0190(77)90004-7
broder, 1990, Multilevel Adaptive Hashing, Proc First Symp Discrete Algorithms, 43
10.1007/BFb0017182
1999, NetFlow Services and Applications
10.1145/362686.362692
10.1137/S0097539791194094
mckenney, 1989, High-Speed Event Counting and Classification Using a Dictionary Hash Technique, Proc Int'l Conf Parallel Processing (ICPP '89), 71
10.1109/TC.1984.1676502
10.1145/285243.285282
xu, 2000, A Novel Cache Architecture to Support Layer-Four Packet Classification at Memory Access Speeds, Proc InfoCom 2000
10.1109/49.772427
1998, Fixwest Backbone Traces
1999, RAMBUS Technology Overview
patterson, 1996, Computer Architecture A Quantitative Approach
10.1109/49.414636
shenker, 1997, General Characterization Parameters for Integrated Services Network Elements, 10.17487/rfc2215
10.1145/316194.316217
10.1145/285243.285283
10.1145/378420.378440
10.1109/65.642356
knuth, 1975, The Art of Computer Programming Sorting and Searching
10.1007/978-1-4757-2426-4
claffy, 1994, Internet Workload Characterization
10.1109/90.282603
10.1109/90.392383
10.1145/285243.285256
xu, 1999, Cost-Effective Flow Table Designs for High-Speed Internet Routers: Architecture and Performance Evaluation
10.1109/12.589219