Chip Self-Organization and Fault Tolerance in Massively Defective Multicore Arrays

2010

10.1109/TEST.2006.297675

10.1145/1634.2377

10.1109/TEST.2002.1041810

10.1109/TCAD.2004.839486(410) 24

10.1109/DAC.2003.1219068

10.1109/71.852398

preparata, 1981, The Cube-Connnected Cycles: A Versatile Network for Parallel Computations, Comm ACM, 24, 300, 10.1145/358645.358660

10.1109/TVLSI.2008.2000866

hatzimihail, 2007, A Methodology for Detecting Performance Faults in Microprocessor Speculative Execution Units via Hardware Performance Monitoring, Proc IEEE Int'l Test Conf, 1

10.1109/TEST.2006.297676

10.1109/MDT.2004.1277902

10.1109/MWSCAS.2006.382003

10.1145/359657.359665

10.1109/MTDT.1994.397188

10.1109/ESSCIRC.2003.1257170

10.1109/71.97897

zajac, 2008, Fault Tolerance through Self-Configuration in the Future Nanoscale Multiprocessors

10.1109/2.121510

10.1109/PRDC.2007.22

sato, 2006, Multiple Clustered Core Processors, Proc 13th Workshop Synthesis and System Integration of Mixed Information Technologies (SASIMI '06), 262

s�nchez, 2008, Adapting Dynamic Core Coupling to a Direct-Network Environment, Proc XIX Jornadas de Paralelismo

10.1109/DSN.2007.100

reinhardt, 2000, Transient fault detection via simultaneous multithreading, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA, 25

10.1109/IPDPS.2007.370342

10.1145/1634.2377

10.1109/5.705525

10.1109/12.45205

10.1109/12.272430

10.1109/RELDIS.1995.526229

10.1088/0957-4484/14/2/324

10.1109/MM.2005.110

vangal, 2008, A 80-Tile 1.28 Tflops Network on Chip in 65 nm CMOS, IEEE J Solid-State Circuits Conf, 98

10.1109/ICCD.2007.4601881

10.1109/TEST.2005.1583967

lin, 2008, Cost-Efficient Fault-Tolerant Router Design for 2D-Mesh Based Chip Multiprocessor Systems, Proc VLSI Design/CAD Symp '08

tan, 2006, Testing of UltraSPARC T1 Microprocessor and Its Challenges, Proc IEEE Int'l Test Conf, 1

10.1109/VTS.2006.22

10.1109/ISSOC.2003.1267722

asenov, 2005, Simulation of Intrinsic Parameter Fluctuations in Decananometer and Nanometer-Scale MOSFETs, IEEE Trans Electron Devices, 50, 1837, 10.1109/TED.2003.815862

10.1109/4.913744

2010

2010

10.1109/MM.2003.1225959

10.1109/MDT.2005.69

adams, 2002, High Performance Memory Testing Design Principles Fault Modeling and Self-Test

10.1109/DFT.2007.34

10.1109/IOLTS.2008.58

10.1088/0957-4484/14/2/324

10.1109/DATE.2008.4484787

10.1109/12.8705

10.1109/2.56854

10.1109/PGEC.1967.264748

liu, 2004, Test Scheduling for Network-on-Chip with BIST and Precedence Constraints, Proc Int'l Test Conf, 1369

10.1109/ETS.2006.48

10.1109/DATE.2008.4484859