CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter

Muhan Zheng1, Yuanyong Luo2, Hongbing Pan1, Zhongfeng Wang1, Yuan Xue1
1School of Electronic Science and Engineering, Nanjing University, Nanjing, China
2Department of Turing Architecture Design, HiSilicon, Huawei Technologies Co., Ltd., Shenzhen, China

Tóm tắt

Từ khóa


Tài liệu tham khảo

Joshi, R.M., Madanayake, A., Adikari, J., & Bruton, L.T. (2012). Synthesis and array processor realization of a 2-D IIR beam filter for wireless applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(12), 2241–2254.

Nongpiur, R.C., Shpak, D.J., & Antoniou, A. (2014). Design of IIR digital differentiators using constrained optimization. IEEE Transactions on Signal Processing, 62(7), 1729–1739 .

Kennedy, H. (2015). Recursive digital filters with tunable lag and lead characteristics for proportional-differential control. IEEE Transactions on Control Systems Technology, 23(6), 2369–2374.

Xiao, F. (2014). Fast design of IIR digital filters with a general chebyshev characteristic. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(12), 962–966.

Chen, Y., Zhang, X., Lian, Y., Manohar, R., & Tsividis, Y. (2018). A continuous-time digital IIR filter with Signal-Derived timing and fully agile power consumption. IEEE Journal of Solid-State Circuits, 53(2), 418–430.

Agrawal, N., Kumar, A., Bajaj, V., & Singh, G.K. (2019). Design of bandpass and bandstop infinite impulse response filters using fractional derivative. IEEE Transactions on Industrial Electronics, 66(2), 1285–1295.

Shaw, A.K., & Imtiaz, M. (1996). A general look-ahead algorithm for pipelining IIR filters. In 1996 IEEE international symposium on circuits and systems. Circuits and systems connecting the world. ISCAS 96, Atlanta, GA, USA, (Vol. 2 pp. 237–240).

Sinha, B., & Loomis, H.H. (1984). High-speed recursive digital filter realization. Circuits Systems and Signal Processing, 3, 267–294.

Voelcker, H., & Hartquist, E. (1970). Digital filtering via block recursion. IEEE Transactions on Audio and Electroacoustics, 18(2), 169–176.

Parhi, K.K., & Messerschmitt, D.G. (1989). Pipeline interleaving and parallelism in recursive digital filters-Part I: pipelining using scattered look-ahead and decomposition. IEEE Transactions on Acoustics, Speech, and Signal Processing, 37(7), 1099–1117.

Lim, Y.C., & Liu, B. (1992). Pipelined recursive filter with minimum order augmentation. IEEE Transactions on Signal Processing, 40(7), 1643–1651.

Chang, K. (1997). Improved clustered look-ahead pipelining algorithm with minimum order augmentation. IEEE Transactions on Signal Processing, 45(10), 2575–2579.

Jiang, Z., & Willson, A.N. (1995). Design and implementation of efficient pipelined IIR digital filters. IEEE Transactions on Signal Processing, 43(3), 579–590.

Soderstrand, M.A., de la Sema, A.E., & Loomis, H.H. (1995). New approach to clustered look-ahead pipelined IIR digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(4), 269–274.

Peymandoust, A., & De Micheli, G. (2003). Application of symbolic computer algebra in high-level data-flow synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(9), 1154–1165.

Augusta, P., & Hurak, Z. (2009). Polmat library now within Symbolic Math Toolbox for Matlab in multidimensional systems computations. In 2009 International workshop on multidimensional (nD) systems, Thessaloniki (pp. 1–3).

Zhang, P., Liu, Y., & Qiu, M. (2019). SNC: a cloud service platform for symbolic-numeric computation using just-in-time compilation. IEEE Transactions on Cloud Computing, 7(2), 580–592.

Devaraj, R., Sarkar, A., & Biswas, S. (2019). Supervisory control approach and its symbolic computation for power-aware RT scheduling. IEEE Transactions on Industrial Informatics, 15(2), 787–799.

Luo, Y., Pan, H., Shen, Q., & Wang, Z. (2019). CLA Formula aided fast architecture design for clustered Look-Ahead pipelined IIR digital filter. In 2019 IEEE International workshop on signal processing systems (SiPS), Nanjing, China (pp. 60–66).

Van, L., Khoo, I., Chen, P., & Reddy, H.H.C. (2019). Symmetry incorporated cost-effective architectures for two-dimensional digital filters. IEEE Circuits and Systems Magazine, 19(1), 33–54. Firstquarter.