Area-efficient pixel rasterization and texture coordinate interpolation

Pineda J. A parallel algorithm for polygon rasterization. In: Proceeding of SIGGRAPH, 1988. p. 15–21. McCormack J, McNamara R. Tiled polygon traversal using half-plane edge functions. In: Proceeding of SIGGRAPH, 2000. p. 15–21. Lentz DJ, Kosmal DR, Poole GC. Polygon rasterization. US Patent 5,446,836, 1995. Lee, 2000, SPARP: a single pass antialiased rasterization processor, Computers and Graphics, 4, 233, 10.1016/S0097-8493(99)00157-0 Park, 2001, A 7.1-GB/s low-power rendering engine in 2-D array-embedded memory logic CMOS for portable multimedia system, IEEE Journal of Solid-State Circuits, 32, 944, 10.1109/4.924857 Kim, 2006, An SoC with 1.3 Gtexels/s 3-D graphics full pipeline for consumer applications, IEEE Journal of Solid-State Circuits, 41, 71, 10.1109/JSSC.2005.859330 Woo R, Choi S, Sohn JH, Song SJ, Yoo HJ. A 210mW graphics LSI implementing full 3D pipeline with 264Mtexels/s texturing for mobile multimedia applications. In: Proceedings of IEEE international solid-state circuits conference; 2003. p. 44–5. Akenine-Moller, 2003, Graphics for the masses: a hardware rasterization architecture for mobile phones, ACM Transactions on Graphics, 22, 801, 10.1145/882262.882348 Wylie C, Romney GW, Evans DC, Erdahl A. Halftone perspective drawings by computer. In: Proceeding of AFIPS fall joint computer conference, 1967. p. 49. Kelleher B. PixelVision architecture. Technical note 1998-013, System Research Center, Compaq Computer Corporation, 1998, available at 〈http://www.research.digital.com/SRC/publications/src-tn.html〉. McCool MD, Wales C, Moul K. Incremental and hierarchical Hilbert order edge equation polygon rasterization. In: Proceeding of SIGGRAPH /EUROGRAPHICS workshop on graphics hardware, 2001. p. 65–72. Popescu, 2006, Forward rasterization, ACM Transactions on Graphics, 25, 375, 10.1145/1138450.1138460 Yu CH, Kim LS. An adaptive spatial filter for early depth test. In: Proceeding of IEEE international symposium on circuits and systems, vol. 2, 2004. p. 137–40. Park, 2003, An effective pixel rasterization pipeline architecture for 3D rendering processors, IEEE Transactions on Computers, 52, 1501, 10.1109/TC.2003.1244948 Park WC, Lee KW, Kim IS, Han TD, Yang SB. A mid-texturing pixel rasteriation pipeline architecture for 3D rendering processors. In: Proceeding of IEEE 13th international conference on application-specific systems, architectures and processors, 2002. p. 173–82. Demirer, 1996, Approximation techniques for high performance texture mapping, Computer and Graphics, 20, 483, 10.1016/0097-8493(96)00020-9 Abbas A, Szirmay-Kalos L, Szijarto G, Horvath T, Foris T. Quadratic interpolation in hardware Phong shading and texture mapping. In: Proceeding of spring conference on computer graphics, 2001. p. 25–8. Blinn, 1992, Hyperbolic interpolation, IEEE Computer Graphics and Applications, 89, 10.1109/MCG.1992.10028 Pitteway, 1967, Algorithms for drawing ellipses or hyperbolae with a digital plotter, Computer Journal, 10, 282, 10.1093/comjnl/10.3.282 Barenbrug B, Peters FJ. Overveld CWAM. Algorithms for division free perspective correct rendering. In: Proceeding of SIGGRAPH /EUROGRAPHICS workshop on graphics hardware. 2000. p. 7–13. Watt, 2000 Ewins, 1998, MIP-map level selection for texture mapping, IEEE Transaction on Visualization and Computer Graphics, 4, 17, 10.1109/2945.765326 Kim.D, Kim LS. Division-free rasterizer for perspective-correct texture filtering. In: Proceeding of IEEE international symposium on circuits and systems, vol. 2, 2004. p. 153–6. Chung K, Kim D, Kim LS. A 3-way SIMD engine for programmable triangle setup in embedded 3D graphics hardware. In: Proceeding of IEEE international symposium on circuits and systems, 2005. p. 4570–3. Hung. P, Fahmy H, Mencer O, Flynn MJ. Fast division algorithm with a small lookup table. In: Proceeding of 33rd Asilomar conference on signals, systems, and computers, vol. 2, 1999. p. 1465–8. Jeong, 2004, A cost-effective pipelined divider with a small lookup table, IEEE Transaction on Computers, 53, 489 Roca J, Moya V, Gonzalez C, Solis C, Fernandez A, Espasa R. Workload characterization of 3D games. In: Proceeding of IEEE international symposium on workload characterization, 2006. p. 17–26.