Area-efficient fully digital memory using minimum height standard cells for near-threshold voltage computing

Yan, 2005, Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 24, 1030, 10.1109/TCAD.2005.850895 S. Martin, K. Flautner, T. Mudge, D. Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, in: Proceedings of International Conference on Computer Aided Design, 2002, pp. 721–725. http://dx.doi.org/10.1109/ICCAD.2002.1167611. A. Basu, S.-C. Lin, V. Wason, A. Mehrotrat, K. Banerjee, Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era, in: Proceedings of Design Automation Conference, 2004, pp. 884–887. S. Jain, S. Khare, S. Yada, V. Ambili, P. Salihundam, S. Ramani, S. Muthukumar, M. Srinivasan, A. Kumar, S. Gb, R. Ramanarayanan, V. Erraguntla, J. Howard, S. Vangal, S. Dighe, G. Ruhl, P. Aseron, H. Wilson, N. Borkar, V. De, S. Borkar, A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS, in: Proceedings of IEEE International Solid-State Circuits Conference, 2012, pp. 66–68. http://dx.doi.org/10.1109/ISSCC.2012.6176932. Wang, 2005, A 180-mV subthreshold FFT processor using a minimum energy design methodology, IEEE J. Solid-State Circuits, 40, 310, 10.1109/JSSC.2004.837945 Meinerzhagen, 2011, Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology, IEEE Trans. Emerg. Sel. Top. Circuits Syst., 1, 173, 10.1109/JETCAS.2011.2162159 A. Teman, D. Rossi, P. Meinerzhagen, L. Benini, A. Burg, Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI, in: Proceedings of Asia and South Pacific Design Automation Conference, 2015, pp. 81–86. http://dx.doi.org/10.1109/ASPDAC.2015.7058985. O. Andersson, B. Mohammadi, P. Meinerzhagen, J. Rodrigues, A 35 fJ/bit-access Sub-VT memory using a dual-bit area-optimized standard-cell in 65nm CMOS, in: Proceedings of European Solid State Circuits Conference, 2014, pp. 243–246. http://dx.doi.org/10.1109/ESSCIRC.2014.6942067. J. Shiomi, T. Ishihara, H. Onodera, Fully digital on-chip memory using minimum height standard cells for near-threshold voltage computing, in: Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation, 2016, pp. 1–6. T. Kamakari, J. Shiomi, T. Ishihara, H. Onodera, A closed-form stability model for cross-coupled inverters operating in sub-threshold voltage region, in: Proceedings of Asia and South Pacific Design Automation Conference, 2016, pp. 691–696. http://dx.doi.org/10.1109/ASPDAC.2016.7428092. Kamakari, 2016, Analytical stability modeling for CMOS latches in low voltage operation, IEICE Trans. Fundam. Electron., Commun. Comput. Sci. E99-A, 12, 2463, 10.1587/transfun.E99.A.2463 P. Meinerzhagen, C. Roth, A. Burg, Towards generic low-power area-efficient standard cell based memory architectures, in: Proceedings of IEEE International Midwest Symposium on Circuits and Systems, 2010, pp. 129–132. http://dx.doi.org/10.1109/MWSCAS.2010.5548579. J. Shiomi, T. Ishihara, H. Onodera, An energy-efficient on-chip memory structure for variability-aware near-threshold operation, in: Proceedings of International Symposium on Quality Electronic Design, 2015, pp. 23–28. http://dx.doi.org/10.1109/ISQED.2015.7085372. Teman, 2016, Power, area, and performance optimization of standard cell memory arrays through controlled placement, ACM Trans. Des. Autom. Electron. Syst., 21, 59, 10.1145/2890498 Wilton, 1996, CACTI: an enhanced cache access and cycle time model, IEEE J. Solid-State Circuits, 31, 677, 10.1109/4.509850 Calhoun, 2007, A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation, IEEE J. Solid-State Circuits, 42, 680, 10.1109/JSSC.2006.891726 S. Clerc, F. Abouzeid, G. Gasiot, D. Gauthier, P. Roche, A 65nm SRAM achieving 250mV retention and 350mV, 1MHz, 55fJ/bit access energy, with bit-interleaved radiation Soft Error tolerance, in: Proceedings of European Solid State Circuits Conference, 2012, pp. 313–316. http://dx.doi.org/10.1109/ESSCIRC.2012.6341317. P. Meinerzhagen, O. Andersson, B. Mohammadi, Y. Sherazi, A 500fW/bit 14 fJ/bit-access 4kb Standard-Cell Based Sub-VT Memory in 65nm CMOS, in: Proceedings of European Solid-State Circuit conference (ESSCIRC), 2012, pp. 321–324.