Architecture of field-programmable gate arrays

Proceedings of the IEEE - Tập 81 Số 7 - Trang 1013-1029 - 1993
Jonathan Rose1, Abbas El Gamal2, Alberto Sangiovanni‐Vincentelli3
1Dept of Electr. Eng., Toronto Univ., Ont., Canada
2Department of Electrical Engineering, University of Stanford, Stanford, CA, USA
3[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]

Tóm tắt

Từ khóa


Tài liệu tham khảo

10.1109/CICC.1991.164141

10.1109/4.75006

1989, Plessey Semiconductor ERA60100 preliminary data sheet

muroga, 1991, A large scale FPGA with 10K core cells with CMOS 0.8 ?m 3-layered metal process, Custom Integrated Circuits Conf, 6.4.1

10.1109/CICC.1992.591107

10.1109/ISSCC.1991.689120

10.1109/CICC.1990.124814

10.1109/4.62145

10.1109/CICC.1989.56691

1989, Plus Logic FPGA2040 Field-Programmable Gate Array Data Sheet

chen, 1992, A Reconfigurable Multiprocessor 1C for Rapid Prototyping of Real-Time Data Paths, Proc ISS 92, 74

singh, 1991, The effect of logic block architecture on the speed of field-programmable gate arrays

chung, 1991, Using hierarchical logic blocks to improve the speed of field-programmable gate arrays, FPGAs

10.1109/DAC.1992.227777

1991, Concurrent Logic CFA6006 Field-Programmable Gate Array Data Sheet

10.1109/TCS.1981.1084958

el gamal, 1989, An architecture for electrically configurable gate arrays, IEEE JSSC, 124, 394

el gamal, 1991, Advanced Research in VLSI

10.1109/DAC.1990.114919

10.1109/5.231343

10.1109/IEDM.1988.32929

lala, 1990, Digital System Design Using Programmable Logic Devices

baker, 1991, Lattice fields FPGA, Elect Eng Times, 1

kouloheris, 0, private communication

1990, Much Devices High Density EE Programmable Logic Data Book

birkner, 0, A very high-speed field programmable gate array using metal-to-metal anti-fuse programmable elements, New Hardware Product Introduction at CICC '91

lee, 0, Field programmable analog arrays?A CMOS realization

bertin, 1992, Programmable active memories: Performance measurements, Proc First Int Workshop Field-Programmable Gate Arrays, 57

brown, 1992, Field-Programmable Gate Arrays, 10.1007/978-1-4615-3572-0

brown, 1992, Routing architectures and algorithms for field-programmable gate arrays, 10.1007/978-1-4615-3572-0

0

carter, 1986, A user programmable reconfigurable gate array, Proc 1986 CICC, 233

10.1109/CICC.1990.124844

10.1109/T-C.1970.222879

10.1109/43.205013

vuillamy, 1991, Functional and Performance Enhancements for Field Programmable Gate Arrays

10.1109/CICC.1988.20872

hsieh, 1987, A second generation user programmable gate array, Proc 1987 CICC, 515

10.1109/T-C.1971.223205

kouloheris, 191, FPGA performance vs. cell granularity, Custom Integrated Circuits Conf, 61.2.1

10.1109/4.121549

10.1109/CICC.1990.124841

vij, 1992, A high density, high speed, array-based erasable programmable logic device with programmable speed/power optimization, Proc First Int Workshop Field-Programmable Gate Arrays, 29

10.1109/CICC.1992.591108

10.1109/CICC.1989.56697

kouloheris, 1992, FPGA area versus cell granularity - lookup tables and PLA cells, FPGA 92 First International ACM/SIGDA Workshop on Field Programmable Gate Arrays, 9