Arbitrary Two-Pattern Delay Testing Using a Low-Overhead Supply Gating Technique

Bhunia S, Mahmoodi H, Ghosh D, Mukhopadhyay S, Roy K (2005) Low-power scan design using first-level supply gating. IEEE Trans Very Large Scale Integr Syst 13(3):384–395, Mar

Borkar S, et al (2003) Parameter variations and impact on circuits and microarchitecture. Design Automation Conference, pp 338–342

Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits. Kluwer, Boston

Calhoun BH, Honore FA, Chandrakasan A (2003) Design methodology for fine-grained leakage control in MTCMOS. In: International symposium on low power electronics design, Seoul, pp 104–107, 25–27 August

Cheng K-T, Devadas S, Keutzer K (1991) A partial en- hanced scan approach to robust delay-fault test generation for sequential circuits. In: International test conference, Nashville, pp 403–410, 26–30 October

DasGupta S, Eichelberger EB, Williams TW (1978) LSI chip design for testability, digest of technical papers. In: IEEE international solid-state circuits conference, IEEE, Piscataway, pp 216–217, Feb

DasGupta S, Walther RG, Williams TW, Eichelberger EB (1981) An enhancement to LSSD and some applications of LSSD in reliability, availability, and serviceability. In: International symposium on fault-tolerant computing, Portland, pp 32–34, June

Dervisoglu BI, Stong GE (1991) Design for testability: using scanpath techniques for path-delay test and measurement. In: International test conference, Nashville, pp 365–374, 26–30 October

EETimes (2002) EEDesign Article. Delay-fault testing mandatory, author claims. http://www.eedesign.com/story/OEG20021204S0029, Dec

EETimes (2002) EETimes Article. Researchers: time to overhaul design. http://www.eetimes.com/showArticle.jhtml?articleID=18307867, Dec

EETimes (2003) EETimes Article. Scan-based transition-fault test can do job. http://www.eetimes.com/story/OEG20031024S0028, Oct

Gerstendrfer S, Wunderlich H-J (1999) Minimized power consumption for scan-based BIST. In: International test conference, Atlantic City, pp 77–84, 27–30 September

Jahangiri J, Abercrombie D (2005) Meeting nanometer DPM requirements through DFT. In: International symposium on quality of electronic design, San Jose, pp 276–282, 21–23 March

Kuppuswamy R et al (2004) Full hold-scan systems in microprocessors: cost/benefit analysis. Intel Technol J 8(1), Feb

Mao W, Ciletti MD (1994) Reducing correlation to improve coverage of delay faults in scan-path design. IEEE Trans Comput-aided Des Integr Circuits Syst 13(5):638–646, May

Ohtake S, Miwa S, Fujiwara H (2002) A method of test generation for path delay faults in balanced sequential circuits. In: VLSI test symposium, Monterey, pp 321–327, 28 April–2 May

Rearick J (2001) Too much delay fault coverage is a bad thing. In: International test conference, Baltimore, pp 624–633, 30 October–1 November

Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (2003) Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc IEEE 91:305–327, Feb

Savir J (1997) Scan latch design for delay test. In: International test conference, Washington, DC, pp 446–452, 3–5 November

TekuMalla RC, Menon PR (1997) Delay testing with clock control: an alternative to enhanced scan. In: International test conference, Washington, DC, pp 454–462, 3–5 November

University of California (2001) Predictive technology model. http://www-device.eecs.berkeley.edu/~ptm

Wang S, Liu X, Chakradhar ST (2004) Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets. In: Design automation and test in Europe, Paris, pp 1296–1301, 16–20 February

Warnock JD, Huott WV (2005) High-speed level sensitive scan design test scheme with pipelined test clocks. United States Patent 7178075 B2

Zhang A (2006) Modeling custom scan flops in level sensitive scan design. United States Patent 7039843