Analytical performance model for FPGA-based reconfigurable computing

Das, 2013, Towards development of an analytical model relating FPGA architecture parameters to routability, ACM Trans. Reconfig. Technol. Syst. (TRETS), 6, 24

Fang, 2008, Modeling routing demand for early-stage FPGA architecture development, 139

Mehri, 2014, An analytical dynamic and leakage power model for FPGAs, 300

Das, 2010, An analytical model relating FPGA architecture to logic density and depth, IEEE Trans. Very Large Scale Integr. Syst., 19, 2229, 10.1109/TVLSI.2010.2079339

Smith, 2009, Wirelength modeling for homogeneous and heterogeneous FPGA architectural development, 181

Smith, 2010, FPGA architecture optimization using geometric programming, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 29, 1163, 10.1109/TCAD.2010.2049046

Smith, 2009, Area estimation and optimization of FPGA routing fabrics, 256

Hung, 2009, A detailed delay path model for FPGAs, 96

Smith, 2009, Concurrently optimizing FPGA architecture parameters and transistor sizing: implications for FPGA design, 54

Poon, 2005, A detailed power model for field-programmable gate arrays, ACM Trans. Des. Autom. Electron. Syst., 10, 279, 10.1145/1059876.1059881

Li, 2006, Power modeling and characteristics of field programmable gate arrays, Trans. Comput.-Aided Des. Integr. Circuit Syst., 24, 1712

Lin, 2005, Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability, 199

Gulati, 2009, Closed-loop modeling of power and temperature profiles of FPGAs, 287

Rastogi, 2007, An efficient technique for leakage current estimation in sub 65nm scaled CMOS circuits based on loading effect, 583

Kumar, 2006, An analytical state dependent leakage power model for FPGAs, 612

Rajavel, 2011, An analytical energy model to accelerate FPGA logic architecture investigation, 1

Parvez, 2011

Boyd, 2005, Digital circuit optimization via geometric programming, Oper. Res., 53, 899, 10.1287/opre.1050.0254

Predictive Technology Model 2011, http://ptm.asu.edu/.

Singh, 2002, Efficient circuit clustering for area and power reduction in FPGAs, 59

Luu, 2011, VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling, ACM Trans. Reconfigurable Technol. Syst., 4, 23, 10.1145/2068716.2068718

Betz, 1999

Grant, 2012

Das, 2011, Accelerated FPGA architecture design: capabilities and limitations of analytical models, 1

Parvez, 2009, ASIF: Application Specific Inflexible FPGA, 112

Parvez, 2011, Application-specific FPGA using heterogeneous logic blocks, ACM Trans. Reconfigurable Technol. Syst., 4, 14, 10.1145/2000832.2000836