Analytical model of LDMOS with a single step buried oxide layer

Aminbeidokhti, 2012, A novel high-breakdown-voltage SOI MESFET by modified charge distribution, IEEE Trans. Electron Device, 59, 1255, 10.1109/TED.2012.2186580 Lerner, 2013, A trench isolated thick SOI process as platform for various electrical and optical integrated devices, 1 Tang, 2013, Device design of partial-SOI SJ-LDMOS with n type charge islands, 351 Gaillardin, 2013, Radiation effects in advanced SOI devices: new insights into total ionizing dose and single-event effects, 1 Duan, 2006, New concept for improving characteristics of high-voltage power devices by buried layers modulation effect, 239 Noto, 2014, SOI substrate solutions for recent advanced device applications, 1 Baine, 2014, Improved thermal performance of SOI using a compound buried layer, IEEE Trans. Electron Device, 61, 1999, 10.1109/TED.2014.2318832 Xia, 2014, Improvement of SOI trench LDMOS performance with double vertical metal field plate, IEEE Trans. Electron Device, 61, 3477, 10.1109/TED.2014.2349553 Luo, 2012, A tunnel diode body contact structure for high-performance SOI MOSFETs, IEEE Trans. Electron Device, 59, 101, 10.1109/TED.2011.2173201 Mayank, 2014, Performance enhancement of SOI power LDMOSFET using trench gate technology, 1 Duan, 2005, Breakdown voltage analysis for a step buried oxide SOI structure, Chin. J. Semicond., 26, 1396 Duan, 2006, New thin-film power MOSFETs with a buried oxide double step structure, IEEE Electro Device Lett., 27, 377, 10.1109/LED.2006.872904 Duan, 2005, A new partial SOI power device structure with p-type buried layer, Solid State Electron, 49, 1965, 10.1016/j.sse.2005.09.012 Duan, 2005, Breakdown voltage analysis for buried air PSOI structure, Chin. J. Semicond., 26, 1818 Duan, 2011, Low specific ON-resistance power MOS transistor with multilayer carrier accumulation breaks the limit line of silicon, IEEE Electro Device Lett., 58, 2057, 10.1109/TED.2011.2132136 Duan, 2015, Complete 3D-Reduced surface field (RESURF) super junction lateral double-diffused MOSFET breaking silicon limit, IEEE Electro Device Lett., 36, 1223 Chung, 2000, An analytical model for breakdown voltage of surface implanted SOI RESURF LDMOS, IEEE Trans. Electron Devices, 47, 1006, 10.1109/16.841233 Ludikhuiza, 2000, A review of RESURF technology, 11 Michael, 1985, Comparison of lateral and vertical DMOS specific on-resistance, 736 ISE TCAD Manuals, release 10.0, Synopsys.