Mô hình phân tích của các điện tích bẫy gây ra trên Hệ FET Nanowire Chế độ Tích lũy Không tiếp xúc Kim loại Kép (DM-JAM-NWFET)

Moore GE (1998) Cramming more components onto integrated circuits. Proc IEEE 86:82–85 F.D'Agostino, D. Quercia, "introduction to VLSI design (EECS 467), Short-Channel effects in MOSFETs", December 11th, 2000 Wang R, Zhuge J, Huang R, Tian Y, Xiao H, Zhang L, Li C, Zhang X, Wang Y (2007) Analog/RF performance of Si nanowire MOSFETs and the impact of process variation. IEEE transactions on Electron Devices 54(6):1288–1294 Zhang L, Ma C, He J, Lin X, Chan M (2010) Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET. Solid State Electron 54(8):806–808 Abd El Hamid H, Iñíguez B, Guitart JR (2007) Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs. IEEE Transactions on Electron Devices 54(3):572–579 Gautam R, Saxena M, Gupta RS, Gupta M (2012) Two dimensional analytical subthreshold model of nanoscale cylindrical surrounding gate MOSFET including impact of localised charges. J Comput Theor Nanosci 9(4):602–610 Kumar D, Singh S (2021) Analytical model of triple metal stack engineered pocket dielectric gate all around (TMSEPDGAA) MOSFET for improved analog applications. Silicon. https://doi.org/10.1007/s12633-021-01213-1 Gupta N, Kumar P (April 2021) Elicitation of scattering parameters of dual-halo dual-dielectric triple-material surrounding gate (DH-DD-TM-SG) MOSFET for microwave frequency applications. Advances in Electrical and Electronics Engineering 19(1):66–73 Neeraj Gupta, Prashant Kumar, Nitin Sachdeva, Tarun Sachdeva, Munish Vashistha, “Performance investigation of Dual-Halo Dual-Dielectric Triple Material Surrounding Gate MOSFET with High-K dielectrics for Low Power Applications”, Journal of Semiconductor Technology and Science, Vol 20, No. 3, pp.1–8,June 2020. (SCI) Neeraj Gupta, A.K.Raghav, Rashmi Gupta and Amit Sharma, “Sub-threshold Modeling of Dual-Halo Dual-Dielectric Triple-Material Surrounding-Gate (DH-DD-TM-SG) MOSFET for Improved Leakages”, Journal of Engineering Research, Vol. 8, No. 2, pp. 178–190, June 2020 (SCI) Kumar P, Vashishath M, Gupta N (2021) Analytical modeling and performance analysis of surface potential for Junctionless MOSFET. Journal of Physics, Conference Series on International Conference on Computing, Communication, Electrical and Biomedical Systems at KPR Institute of Engineering and Technology, Coimbatore, Tamilnadu, India Neeraj Gupta, Rashmi Gupta, Prashant Kumar and Amit Sharma, “Noise analysis of dual halo dual dielectric triple material surrounding gate MOSFET for RF applications”, proceedings of Devices for integrated circuits at Govt. Engg. College Kalayani on 23–24 March 2019 (Scopus) Neeraj Gupta, Rashmi Gupta, Prashant Kumar and Ganesh Gupta, “Electric field modeling and critiques of Dual-Halo Dual-Dielectric Triple-Material Surrounding-gate MOSFET”, proceedings of International Conference on Intelligent Computing and Smart Communication at THDC- Tihri on April 19–21, 2019 (Scopus) Neeraj Gupta, Janak B. Patel and A.K.Raghav, “A Study of Conventional and Junctionless MOSFET using TCAD Simulations”, proceedings of IEEE Fifth International Conference on Advanced Computing & Communication Technologies at R.G. Education Society Rohtak on 20–21 Feb 2015 Nandy S, Srivastava S, Rewari S, Nath V, Gupta RS (2019) Dual metal Schottky barrier asymmetric gate stack cylindrical gate all around (DM-SB-ASMGS-CGAA) MOSFET for improved analog performance for high frequency application. Microsyst Technol. https://doi.org/10.1007/s00542-019-04577-y Rewari S, Nath V, Haldar S, Deswal SS, Gupta RS (2019) Novel design to improve band to band tunneling and gate induced drain leakages (GIDL) in cylindrical gate all around (GAA) MOSFET. Microsyst Technol 25:1537–1546. https://doi.org/10.1007/s00542-017-3446-1 Rewari S (2020) Core-Shell nanowire Junctionless Accumalation mode field-effect transistor (CSN-JAM-FET) for high frequency applications - analytical study. Silicon. https://doi.org/10.1007/s12633-020-00744-3 Cho S (2011) Kyung Rok Kim, Byung-Gook Park, and in man Kang. "RF performance and small-signal parameter extraction of junctionless silicon nanowire MOSFETs.". IEEE Transactions on Electron Devices 58(5):1388–1396 Kim, Tae Kyun, Dong Hyun Kim, Young Gwang Yoon, Jung Min Moon, Byeong Woon Hwang, Dong-Il Moon, Gi Seong Lee et al. "First demonstration of junctionless accumulation-mode bulk FinFETs with robust junction isolation." IEEE electron device letters 34, no. 12 (2013): 1479–1481 Anubha Goel, Sonam Rewari, Seema Verma & R. S. Gupta, “High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for High Frequency Applications”, Microsystem Technologies (Digital Object Identifier: https://doi.org/10.1007/s00542-019-04715-6), 2020 Anubha Goel, Sonam Rewari, Seema Verma & R. S. Gupta, “Novel dual-metal Junctionless nanotube field-effect transistors for improved analog and low-noise applications” Journal of Electronic Materials volume 50, , January, 2021, pages108–119, 108 Anubha Goel, Sonam Rewari, Seema Verma, S. S. Deswal and R. S. Gupta, "Dielectric Modulated Junctionless Biotube FET (DM-JL-BT-FET ) Bio-Sensor," in IEEE Sensors Journal, doi: https://doi.org/10.1109/JSEN.2021.3077540, 2021 Rewari S, Haldar S, Vandana N, Deswal SS, Gupta RS (2016) Numerical modeling of subthreshold region of junctionless double surrounding gate MOSFET (JLDSG). Superlattice Microst 90:8–19 Anubha Goel, Sonam Rewari, Seema Verma & R. S. Gupta, “Physics-based analytic modeling and simulation of gate-induced drain leakage and linearity assessment in dual-metal junctionless accumulation nano-tube FET (DM-JAM-TFET)” Applied Physics A, volume 126, April 2020 Trivedi, Nitin, Manoj Kumar, Subhasis Haldar, S. S. Deswal, Mridula Gupta, and R. S. Gupta. "Analytical modeling of Junctionless Accumulation Mode Cylindrical Surrounding Gate MOSFET (JAM-CSG)." International Journal of Numerical Modelling: Electronic Networks, Devices and Fields 29, no. 6 (2016): 1036–1043 ATLAS, Device Simulator. "Silvaco International. Santa Clara."(2020) Rewari S, Nath V, Haldar S, Deswal SS, Gupta RS (Jan. 2018) Gate-induced drain leakage reduction in cylindrical dual-metal hetero-dielectric gate all around MOSFET. in IEEE Transactions on Electron Devices 65(1):3–10. https://doi.org/10.1109/TED.2017.2771814