An augmented chained fault-tolerant ATM switch
5th IEEE International Conference on High Speed Networks and Multimedia Communication (Cat. No.02EX612) - Trang 397-400
Tóm tắt
A new fault-tolerant ATM switch architecture based on multistage interconnection network (MIN) was proposed. Multiple paths between each input-output pair of the network are accomplished by connecting together switching elements within the same stage. Besides that, 2/sup n/2/spl times/2 switching element were distributed between stage n to n+1 in MIN to increase the paths for each input-output pair. It is self-routing, recursive in structure and the smaller network can easily be cascaded to form a larger network. Compared to the conventional mechanism, it reduces delay and gives better performance in term of stability and throughput.
Từ khóa
#Fault tolerance #Asynchronous transfer mode #Switches #Packet switching #Multiprocessor interconnection networks #Joining processes #Delay #Stability #Throughput #Distributed processingTài liệu tham khảo
10.1109/49.105168
tzeng, 1986, Fault-tolerant multiprocessor interconnection networks and their fault-diagnosis
10.1109/TC.1972.5008955
10.1109/12.2191
10.1109/MC.1987.1663586