A variation resilient keeper design for high performance domino logic applications

S., 1999, Design challenges of technology scaling, IEEE Micro., 19, 23, 10.1109/40.782564 Anis, 2003, Design and optimization of multithreshold CMOS (MTCMOS) circuits, Comput.-Aided Des. Integr. Circuits Syst., IEEE Trans., 22, 1324, 10.1109/TCAD.2003.818127 Roy, 2003, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits, Proc. IEEE, 91, 305, 10.1109/JPROC.2002.808156 Garg, 2018, Low power domino logic circuits in deep-submicron technology using CMOS, Eng. Sci. Technol., Int. J., 21, 625 F. Moradi, H. Mahmoodi, P. A., A high speed and leakage-tolerant domino logic for high fan-in gates, in: Proceedings of the 15th ACM Great Lakes Symposium on VLSI, GLSVLSI, Chicago,IUSA, 2005. Alvandpour, 2002, A sub-130-nm conditional keeper technique, IEEE J. Solid-State Circuits, 37, 633, 10.1109/4.997857 Shanbhag, 2000, Reliable low-power design in the presence of deep submicron noise, 295 Sharroush, 2008, Impact of technology scaling on the performance of domino CMOS logic, 1 Mahor, 2015, Low leakage and highly noise immune finfet-based wide fan-in dynamic logic design, J. Circuits Syst. Comput., 24, 10.1142/S0218126615500735 Cheng, 1999, Charge sharing fault detection for CMOS domino logic circuits, 77 Mahmoodi-Meimand, 2004, Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style, IEEE Trans. Circuits Syst. I. Regul. Pap., 51, 495, 10.1109/TCSI.2004.823665 Anis, 2002, Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 10, 71, 10.1109/92.994977 Angeline, 2021, Domino logic keeper circuit design techniques: A review, J. Inst. Eng. (India): Series B, 1 Lih, 2006, A leakage current replica keeper for dynamic circuits, 1755 Nasserian, 2015, A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates, Integr. VLSI J., 52 G. Palumbo, M. Pennisi, M. Alioto, A simple circuit approach to reduce delay variations in domino logic gates, IEEE Trans. Circuits Syst. I: Regul. Pap. 59 (10) 2292–2300. Angeline, 2019, High speed wide fan-in designs using clock controlled dual keeper domino logic circuits, ETRI J., 41, 383, 10.4218/etrij.2018-0313 Asyaei, 2018, A domino circuit technique for noise-immune high fan-in gates, J. Circuits Syst. Comput., 27, 10.1142/S0218126618501517 Park, 2007, Noise-aware split-path domino logic and its clock delaying scheme, J. Circuits Syst. Comput., 16, 139, 10.1142/S0218126607003563