A throughput maximised parallel architecture for 2D fast Discrete Pascal Transform

Computers & Electrical Engineering - Tập 36 - Trang 585-591 - 2010
M.M. Wong1, M.L.D. Wong1, I. Hijazin2
1School of Engineering, Computing and Science, Swinburne University of Technology (Sarawak Campus), Kuching 93350, Malaysia
2Faculty of Engineering and Industrial Sciences, Swinburne University of Technology, Hawthorn, Australia

Tài liệu tham khảo

Thông tin
Thông tin xuất bản

Computers & Electrical Engineering

Tập 36

585-591

Thông tin tác giả