A thermal-sensitive design of a 3D torus-based optical NoC architecture

Benini, 2002, Networks on chip: a new paradigm for systems on chip design, 418 Bahirat, 2010, UC-PHOTON: a novel hybrid photonic network-on-chip for multiple use-case applications, 721 Ramini, 2014, Assessing the energy break-even point between an optical noc architecture and an aggressive electronic baseline, 1 Werner, 2015, Amon: an advanced mesh like optical noc, 52 Faralli, 2016, Bidirectional transmissions in a ring-based packaged optical noc with 12 add-drop microrings, 621 Skadron, 2004, Temperature-aware microarchitecture: modeling and implementation, ACM Trans. Archit. Code Optim., 1, 94, 10.1145/980152.980157 Padgaonkar, 2004 Dokania, 2009, Analysis of challenges for on-chip optical interconnects, 275 Alexoudi, 2019, Optics in computing: from photonic network-on-chip to chip-to-chip interconnects and disintegrated architectures, J. Light. Technol., 37, 363, 10.1109/JLT.2018.2875995 Kirman, 2007, On-chip optical technology in future bus-based multicore designs, IEEE Micro, 27, 56, 10.1109/MM.2007.18 Shacham, 2007, On the design of a photonic network-on-chip, 53 Pasricha, 2008, ORB: an on-chip optical ring bus communication architecture for multi-processor systems-on-chip, 789 Pan, 2009, Firefly: illuminating future network-on-chip with nanophotonics Cianchetti, 2009, Phastlane: a rapid transit optical routing network, 441 Ding, 2009, O-router: an optical routing framework for low power on-chip silicon nano-photonic integration, 264 Batten, 2008, Building manycore processor-to-DRAM networks with monolithic silicon photonics, 21 Gu, 2017, MRONoC: a low latency and energy efficient on chip optical interconnect architecture, IEEE Photon. J., 9, 1 Gu, 2017, Time-divisionmultiplexing-wavelength-division-multiplexing-based architecture for ONoC, IEEE/OSA J. Opt. Commun. Netw., 9, 351, 10.1364/JOCN.9.000351 Cerutti, 2018, Scheduling in multi-wavelength ring-based optical networks-on-chip, IEEE/OSA J. Opt. Commun. Netw., 10, 322, 10.1364/JOCN.10.000322 Li, 2010, Reliability modeling and management of nanophotonic on-chip networks, Very Large Scale Integr. (VLSI) Syst., IEEE Trans., PP, 1 Zhang, 2014, Thermal management of manycore systems with silicon-photonic networks, 1 Chittamuru, 2016, Spectra: a framework for thermal reliability management in silicon-photonic networks-on-chip, 86 Gan, 2007, Maximizing the thermo-optic tuning range of silicon photonic structures, 67 Raghunathan, 2010, Athermal silicon ring resonators, IMC5 Li, 2015, Thermal aware design method for vcsel-based on-chip optical interconnect, 1120 Ye, 2012, System-level modeling and analysis of thermal effects in optical networks-on-chip, Very Large Scale Integr. (VLSI) Syst., IEEE Trans., PP, 1 Ye, 2014, System-level modeling and analysis of thermal effects in WDM-based optical networks-on-chip, IEEE Trans. Comput. Aided Des. Integr Circuits Syst., 33, 1718, 10.1109/TCAD.2014.2351584 Dang, 2017, Islands of heaters: a novel thermal management framework for photonic NoCs, 306 Yao, 2017, Thermal-sensitive design and power optimization for a 3D torus-based optical NoC, 827 Feero, 2009, Networks-on-chip in a three-dimensional environment: a performance evaluation, Comput., IEEE Trans., 58, 32, 10.1109/TC.2008.142 Gu, 2009, Design of 3D optical network on chip, 1 Ye, 2013, 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip, IEEE Trans. Comput. Aided Des. Integr Circuits Syst., 32, 584, 10.1109/TCAD.2012.2228739 Della Corte, 2000, Temperature dependence analysis of the thermos-optic effect in silicon by single and double oscillator models, J. Appl. Phys., 88, 7115, 10.1063/1.1328062 Mogg, 2004, Temperature sensitivity of the threshold current of long-wavelength InGaAs-GaAs VCSELs with large gain cavity detuning, IEEE J. Quantum Electron., 40, 453, 10.1109/JQE.2004.826421 Syrbu, 2008, 10GbpsVCSELswithhighsinglemodeoutputin1310nm and 1550 nm wavelength bands, 1 Zhang, 2018, A learning-based thermal-sensitive power optimization approach for optical NoCs, ACM J. Emerg. Technol. Comput. Syst. (JETC), 14 Farahnakian, 2011, Q-learning based congestion-aware routing algorithm for on-chip network, 1 Li, 2009, McPat: an integrated power, area, and timing modeling framework for multicore and manycore architectures, 469 Huang, 2006, Hotspot: a compact thermal modeling methodology for early-stage VLSI design, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 14, 501, 10.1109/TVLSI.2006.876103 Poon, 2008, Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip, Silicon Photon. III, 6898, 10.1117/12.765090 Kromer, 2005, A 100-mW 4 x 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects, IEEE J. Solid State Circuits, 40, 2667, 10.1109/JSSC.2005.856575 Poulton, 2007, A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS, IEEE J. Solid State Circuits, 42, 2745, 10.1109/JSSC.2007.908692 Masini, 2007, A 1550nm, 10Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector, 1 Liu, 2011, A NoC traffic suite based on real applications,