A simple chaos-generator for neuron element utilizing capacitance–npn-transistor pair

Computers & Electrical Engineering - Tập 24 - Trang 43-61 - 1998
T. Irita1, T. Tsujita1, M. Fujishima2, K. Hoh2
1Department of Information and Communication Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113, Japan
2VLSI Design and Education Center, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113, Japan

Tài liệu tham khảo

Chua, 1994, IEICE Trans. Fundamentals, E77-A, 1811 Yasuda, 1993, IEICE Trans. Fundamentals, E76-A, 1126 Hoh, 1994, Jpn. J. Appl. Phys., 33, 594, 10.1143/JJAP.33.594 Yasuda, 1994, IEICE Trans. Fundamentals (in Japanese), J77-A, 654 Irita T, Tsujita T, Fujishima M Hoh K, Ext. Abstr. 1994 Int. Conf. Solid State Devices and Materials, Business Center for Academic Societies Japan, Tokyo, 544, 1994 Irita, 1995, Jpn. J. Appl. Phys., 34, 1409, 10.1143/JJAP.34.1409 Cruz, 1993, IEEE Trans. Circuits Syst.-II, 10, 614, 10.1109/82.246162 Chaos. ed. Aihara K. Science-Sha, Tokyo, 1990 (in Japanese) Antognetti, P. and Massobrio, G., Semiconductor Device Modeling with SPICE, 2nd edn. McGraw-Hill, New York, 1993 Morie, 1993, IEICE Trans. Electron., E76-C, 1167 Van den Bout, 1989, IEEE Trans. Circuits Syst., 36, 732, 10.1109/31.31321 Aihara, 1990, Phys. Lett. A, 144, 333, 10.1016/0375-9601(90)90136-C
Thông tin
Thông tin xuất bản

Computers & Electrical Engineering

Tập 24

43-61

Thông tin tác giả