A scalable and programmable architecture for 2-D DWT decoding
Tóm tắt
The compression of still images by means of the discrete wavelet transform (DWT), adopted in the JPEG-2000 and MPEG-4 standards, is becoming more and more widespread because it yields better performance than other compression methods, such as discrete cosine transform. The demand of efficient architectures for 2-D DWT coding and decoding for a variety of different applications and embedded systems is rapidly increasing. This paper presents the implementation of a 2-D DWT decoder for Mallat-tree decomposition, suitable for low power applications, such as portable devices. The decoder design has been synthesized and validated in 0.35-/spl mu/m CMOS technology. The architecture is scalable according to the desired maximum image size, the maximum DWT kernel length, and arithmetic accuracy, and it is programmable at run-time to process different image sizes and use different DWT kernels.
Từ khóa
#Discrete wavelet transforms #Decoding #Image coding #CMOS technology #Kernel #MPEG 4 Standard #Discrete cosine transforms #Embedded system #Arithmetic #RuntimeTài liệu tham khảo
10.1109/VLSISP.1993.404454
10.1109/76.752091
sheng, 1996, wavelet transform, The Transforms and Applications Handbook
10.1109/ISCAS.1994.409107
10.1109/78.277863
chui, 1998, Integer Wavelet Transforms
lafruit, 1997, Graceful degradation parameters for a scalable wavelet codec
10.1109/30.793608
10.1007/BFb0011093
ravasi, 2000, scheduling strategies for 2d wavelet coding implementations, Proc X Eur Signal Processing Conf, ii, 969