A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
Tóm tắt
Từ khóa
Tài liệu tham khảo
Abas MA, Russell G, Kinniment DJ (2007a) Built-in time measurement circuits—a comparative design study. Comput Digit Tech IET 1(2):87–97. doi: 10.1049/iet-cdt:20060111
Abas MA, Russell G, Kinniment DJ (2007b) Embedded high-resolution delay measurement system using time amplification. Comput Digit Tech IET 1(2):77–86. doi: 10.1049/iet-cdt:20060099
Adabi E, Niknejad AM (2008) Broadband variable passive delay elements based on an inductance multiplication technique. In: Radio frequency integrated circuits symposium (RFIC 2008). IEEE, June 17–April 17, pp 445–448. doi: 10.1109/rfic.2008.4561473
Akers LA (1980) The effect of field dependent mobility on the threshold voltage of a small geometry MOSFET. Solid State Electron 23(2):173–175. doi: 10.1016/0038-1101(80)90154-9
Alahmadi ANM (2013) Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier. Ph.D. dissertation, Newcastle University
Alioto M, Palumbo G (2006) Impact of supply voltage variations on full adder delay: analysis and comparison. IEEE Trans Very Large Scale Integr VLSI Syst 14(12):1322–1335. doi: 10.1109/tvlsi.2006.887809
Alioto M, Palumbo G, Pennisi M (2010) Understanding the effect of process variations on the delay of static and domino logic. IEEE Trans Very Large Scale Integr VLSI Syst 18(5):697–710. doi: 10.1109/tvlsi.2009.2015455
Analui B, Hajimiri A (2003) Statistical analysis of integrated passive delay lines. In: Proceedings of the IEEE custom integrated circuits conference, 21–24 September, pp 107–110. doi: 10.1109/cicc.2003.1249370
Andreani P, Bigongiari F, Roncella R, Saletti R, Terreni P (1999) A digitally controlled shunt capacitor CMOS delay line. Analog Integr Circ Signal Process 18(1):89–96. doi: 10.1023/a:1008359721539
Charbon E, Fishburn M, Walker R, Henderson R, Niclass C (2013) SPAD-based sensors. In: Remondino F, Stoppa D (eds) TOF range-imaging cameras. Springer, Berlin, pp 11–38. doi: 10.1007/978-3-642-27523-4_2
Cheng J, Milor L (2009) A DLL design for testing I/O setup and hold times. IEEE Trans Very Large Scale Integr VLSI Syst 17(11):1579–1592. doi: 10.1109/tvlsi.2008.2005522
Ching-Che C, Chen-Yi L (2003) An all-digital phase-locked loop for high-speed clock generation. IEEE J Solid State Circuits 38(2):347–351. doi: 10.1109/jssc.2002.807398
Chung-Ting L, Hsieh-Hung H, Liang-Hung L (2009) A 0.6 V low-power wide-range delay-locked loop in 0.18 μm CMOS. IEEE Microw Wirel Compon Lett 19(10):662–664. doi: 10.1109/lmwc.2009.2029752
Eisele M, Berthold J, Schmitt-Landsiedel D, Mahnkopf R (1997) The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Trans Very Large Scale Integr VLSI Syst 5(4):360–368. doi: 10.1109/92.645062
El Mourabit A, Lu G-N, Pittet P, Birjali Y, Lahjomri F (2012) Low power, high resolution CMOS variable-delay element. AEU Int J Electron Commun 66(6):455–458. doi: 10.1016/j.aeue.2011.10.006
Eto S, Akita H, Isobe K, Tsuchida K, Toda H, Seki T (2000) A 333 MHz, 20 mW, 18 ps resolution digital DLL using current-controlled delay with parallel variable resistor DAC (PVR-DAC). In: Proceedings of the second IEEE Asia Pacific conference on ASICs (AP-ASIC 2000), pp 349–350. doi: 10.1109/apasic.2000.896980
Figueiredo MJ, Aguiar RL (2006) Noise and jitter in CMOS digitally controlled delay lines. In: 13th IEEE international conference on electronics, circuits and systems (ICECS ‘06), 10–13 December, pp 1356–1359. doi: 10.1109/icecs.2006.379754
Ghahroodi M (2014) Variation and reliability in digital CMOS circuit design. Doctoral dissertation, University of Southampton
Guang-Kaai D, June-Ming H, Ching-Yuan Y, Shen-Iuan L (2000) Clock-deskew buffer using a SAR-controlled delay-locked loop. IEEE J Solid State Circuits 35(8):1128–1136. doi: 10.1109/4.859501
Han Y, Qiao S, Hei Y (2016) A high-linearity and high-resolution delay line structure with a calibration algorithm in delay-based LINC transmitters. J Semicond 37(1):015003
Hashimoto K, Kano SS, Wada A (2008) Optical delay line for high time resolution measurement: W-type delay line. Rev Sci Instrum. doi: 10.1063/1.2968116
Helal BM, Straayer MZ, Gu-Yeon W, Perrott MH (2008) A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance. IEEE J Solid State Circuits 43(4):855–863. doi: 10.1109/jssc.2008.917372
Henzler S (2010a) Theory of TDC operation. In: Time-to-digital converters, vol 29. Springer series in advanced microelectronics. Springer, Dordrecht, pp 19–42. doi: 10.1007/978-90-481-8628-0_3
Henzler S (2010b) Time-to-digital converters with sub-gatedelay resolution—the third generation. In: Time-to-digital converters, vol 29. Springer series in advanced microelectronics. Springer, Dordrecht, pp 69–102. doi: 10.1007/978-90-481-8628-0_5
Hsiang-Hui C, Shen-Iuan L (2005) A wide-range and fast-locking all-digital cycle-controlled delay-locked loop. IEEE J Solid State Circuits 40(3):661–670. doi: 10.1109/jssc.2005.843596
Ihrig CJ, Dhanabalan GJ, Jones AK (2009) A low-power CMOS thyristor based delay element with programmability extensions. In: Paper presented at the proceedings of the 19th ACM Great Lakes symposium on VLSI, Boston Area, MA, USA
Jaehyouk C, Kim ST, Woonyun K, Kwan-Woo K, Kyutae L, Laskar J (2011) A low power and wide range programmable clock generator with a high multiplication factor. IEEE Trans Very Large Scale Integr VLSI Syst 19(4):701–705. doi: 10.1109/tvlsi.2009.2036433
Jansson J, Mantyniemi A, Kostamovaara J (2005) A delay line based CMOS time digitizer IC with 13 ps single-shot precision. In: IEEE international symposium on circuits and systems (ISCAS 2005), 23–26 May 2005, vol 4265, pp 4269–4272. doi: 10.1109/iscas.2005.1465574
Jia C (2005) A delay-locked loop for multiple clock phases/delays generation. Doctoral dissertation, Georgia Institute of Technology
Jiang M (2011) Study on modeling techniques for CMOS gate delay calculation in VLSI timing analysis. Doctoral dissertation, Waseda University, Tokyo, Japan
Jovanovic G, Stojc X, Ev M, Krstic D (2005) Delay locked loop with linear delay element. In: 7th international conference on telecommunications in modern satellite, cable and broadcasting services, 28–30 September, vol 392, pp 397–400. doi: 10.1109/telsks.2005.1572136
Junmou Z, Cooper SR, LaPietra AR, Mattern MW, Guidash RM, Friedman EG (2004) A low power thyristor-based CMOS programmable delay element. In: Proceedings of the international symposium on circuits and systems (ISCAS ‘04), 23–26 May, vol 761, pp I-769–I-772. doi: 10.1109/iscas.2004.1328308
Kai C, Chenming H, Peng F, Min Ren L, Wollesen DL (1997) Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects. IEEE Trans Electron Devices 44(11):1951–1957. doi: 10.1109/16.641365
Kalisz J (2004) Review of methods for time interval measurements with picosecond resolution. Metrologia 41(1):17
Kim G, Min-Kyu K, Chang B-S, Kim W (1996) A low-voltage, low-power CMOS delay element. IEEE J Solid State Circuits 31(7):966–971. doi: 10.1109/4.508210
Klepacki K, Szplet R, Pelka R (2014) A 7.5 ps single-shot precision integrated time counter with segmented delay line. Rev Sci Instrum. doi: 10.1063/1.4868500
Klepacki K, Pawłowski M, Szplet R (2015) Low-jitter wide-range integrated time interval/delay generator based on combination of period counting and capacitor charging. Rev Sci Instrum 86(2):025111. doi: 10.1063/1.4908199
Kumar R, Kursun V (2006) Impact of temperature fluctuations on circuit characteristics in 180 nm and 65 nm CMOS technologies. In: Proceedings of the IEEE international symposium on circuits and systems (ISCAS 2006), 21–24 May. doi: 10.1109/iscas.2006.1693470
Kuo-Hsing C, Yu-Lung L (2007) A fast-lock wide-range delay-locked loop using frequency-range selector for multiphase clock generator. IEEE Trans Circuits Syst II Express Briefs 54(7):561–565. doi: 10.1109/tcsii.2007.894413
Li MP (2008) Jitter, noise, and signal integrity at high-speed. Pearson Education, New York
Li H (2010) Data converter fundamentals. In: Hanzo L (ed) CMOS circuit design, layout, and simulation. Wiley, Hoboken, pp 931–962
Mahapatra NR, Garimella SV, Tareen A (2000) An empirical and analytical comparison of delay elements and a new delay element design. In: Proceedings of the IEEE computer society workshop on VLSI, pp 81–86. doi: 10.1109/iwv.2000.844534
Mahapatra NR, Tareen A, Garimella SV (2002) Comparison and analysis of delay elements. In: The 2002 45th Midwest symposium on circuits and systems (MWSCAS-2002), 4–7 August, vol 472, pp II-473–II-476. doi: 10.1109/mwscas.2002.1186901
Maneatis JG (1996) Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE J Solid State Circuits 31(11):1723–1732. doi: 10.1109/jssc.1996.542317
Mansour MM, Shanbhag NR (2002) Simplified current and delay models for deep submicron CMOS digital circuits. In: IEEE international symposium on circuits and systems (ISCAS 2002), vol 105, pp V-109–V-112. doi: 10.1109/iscas.2002.1010652
Markovic B, Tisa S, Villa FA, Tosi A, Zappa F (2013) A high-linearity, 17 ps precision time-to-digital converter based on a single-stage vernier delay loop fine interpolation. IEEE Trans Circuits Syst I Regul Pap 60(3):557–569. doi: 10.1109/tcsi.2012.2215737
Maymandi-Nejad M, Sachdev M (2003) A digitally programmable delay element: design and analysis. IEEE Trans Very Large Scale Integr VLSI Syst 11(5):871–878. doi: 10.1109/tvlsi.2003.810787
Maymandi-Nejad M, Sachdev M (2005) A monotonic digitally controlled delay element. IEEE J Solid State Circuits 40(11):2212–2219. doi: 10.1109/jssc.2005.857370
Melloni A, Canciamilla A, Ferrari C, Morichetti F, O’Faolain L, Krauss TF, De La Rue R, Samarelli A, Sorel M (2010) Tunable delay lines in silicon photonics: coupled resonators and photonic crystals, a comparison. IEEE Photonics J 2(2):181–194. doi: 10.1109/jphot.2010.2044989
Miao L, Yasutomi K, Imanishi S, Kawahito S (2015) A column-parallel clock skew self-calibration circuit for time-resolved CMOS image sensors. IEICE Electron Express 12(24):20150911
Moazedi M, Abrishamifar A, Sodagar AM (2011) A highly-linear modified pseudo-differential current starved delay element with wide tuning range. In: 19th Iranian conference on electrical engineering (ICEE), 17–19 May, pp 1–4
Mota M, Christiansen J (1999) A high-resolution time interpolator based on a delay locked loop and an RC delay line. IEEE J Solid-State Circuits 34(10):1360–1366. doi: 10.1109/4.792603
Napolitano P, Moschitta A, Carbone P (2010) A survey on time interval measurement techniques and testing methods. In: IEEE instrumentation and measurement technology conference (I2MTC), 3–6 May, pp 181–186. doi: 10.1109/imtc.2010.5488103
Nuyts PAJ, Redant T, Michielsen S, Reynaert P, Dehaene W (2013) Topology selection for high-precision Vernier digital-to-time converters in standard CMOS. AEU Int J Electron Commun 67(4):355–360. doi: 10.1016/j.aeue.2012.10.008
Nuyts PJ, Reynaert P, Dehaene W (2014) Continuous-time digital design techniques. In: Continuous-time digital front-ends for multistandard wireless transmission. Analog circuits and signal processing. Springer, Berlin, pp 125–185. doi: 10.1007/978-3-319-03925-1_4
O’Brien PR, Savarino TL (1989) Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation. In: IEEE international conference on computer-aided design (ICCAD-89). Digest of technical papers, 5–9 November, pp 512–515. doi: 10.1109/iccad.1989.77002
Orshansky M, Nassif SR, Boning D (2008) Front end variability. In: Chandrakasan A (ed) Design for manufacturability and statistical design: a constructive approach, pp 11–41
Otsuji T, Narumi N (1991) A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array. IEEE J Solid-State Circuits 26(5):806–811. doi: 10.1109/4.78252
Pao-Lung C, Ching-Che C, Chen-Yi L (2005) A portable digitally controlled oscillator using novel varactors. IEEE Trans Circuits Systems II Express Briefs 52(5):233–237. doi: 10.1109/tcsii.2005.846307
Rabaey JM, Chandrakasan AP, Nikolic B (2003) The devices. In: Chandrakasan AP, Nikolic B (eds) Digital integrated circuits: a design perspective, 2nd edn. Pearson Education, New York
Rahkonen TE, Kostamovaara JT (1993) The use of stabilized CMOS delay lines for the digitization of short time intervals. IEEE J Solid-State Circuits 28(8):887–894. doi: 10.1109/4.231325
Razavi B (2001) Noise. Design of analog CMOS integrated circuits. McGraw-Hill, Singapore, pp 222–266
Saint-Laurent M, Swaminathan M (2001) A digitally adjustable resistor for path delay characterization in high-frequency microprocessors. In: Southwest symposium on mixed-signal design (SSMSD 2001), pp 61–64. doi: 10.1109/ssmsd.2001.914938
Sakamoto K, McDonald J, Swapp M, Weir B (1989) A digitally programmable delay chip with picosecond resolution. In: Proceedings of the bipolar circuits and technology meeting, 18–19 September, pp 295–297. doi: 10.1109/bipol.1989.69512
Sakurai T, Newton AR (1990) Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid State Circuits 25(2):584–594. doi: 10.1109/4.52187
Schidl S, Schweiger K, Gaberl W, Zimmermann H (2012) Analogously tunable delay line for on-chip measurements with sub-picosecond resolution in 90 nm CMOS. Electron Lett 48(15):910–911
Segura J, Hawkins CF (2005) MOSFET transistors. In: CMOS electronics: how it works, how it fails. Wiley, Hoboken, pp 53–98. doi: 10.1002/0471728527.ch3
Segura J, Hawkins C, Soden J (2006) Failure mechanisms and testing in nanometer technologies. In: Gizopoulos D (ed) Gizopoulos/advances in electronic testing, vol 27. Frontiers in electronic testing. Springer, New York, pp 43–75. doi: 10.1007/0-387-29409-0_2
Seraj A, Maymandi-Nejad M, Sachdev M (2015) A new linear delay element with self calibration. In: 23rd Iranian conference on electrical engineering (ICEE), 10–14 May, pp 1050–1053. doi: 10.1109/IranianCEE.2015.7146366
Shepard KL, Narayanan V (1996) Noise in deep submicron digital design. In: Paper presented at the proceedings of the IEEE/ACM international conference on computer-aided design, San Jose, CA, USA
Shibata T, Ohmi T (1992) A functional MOS transistor featuring gate-level weighted sum and threshold operations. IEEE Trans Electron Devices 39(6):1444–1455. doi: 10.1109/16.137325
van de Beek RCH, Klumperink EAM, Vaucher CS, Nauta B (2002) Low-jitter clock multiplication: a comparison between PLLs and DLLs. IEEE Trans Circuits Syst II Analog Digital Signal Process 49(8):555–566. doi: 10.1109/tcsii.2002.806248
Weste N, Harris D (2011a) Array subsystems. In: Hirsch M (ed) CMOS VLSI design: a circuits and systems perspective. Addison-Wesley, Reading, pp 533–534
Weste N, Harris D (2011b) MOS transistor theory. In: Hirsch M (ed) CMOS VLSI design: a circuits and systems perspective. Addison-Wesley, Reading, pp 61–97
Weste N, Harris D (2011c) Robustness. In: Hirsch M (ed) CMOS VLSI design: a circuits and systems perspective. Addison-Wesley, Reading, pp 243–277
Weste N, Harris D (2011d) Special-purpose subsystems. In: Hirsch M (ed) CMOS VLSI design: a circuits and systems perspective. Addison-Wesley, Reading, pp 549–614
Xanthopoulos T (2009) Digital delay lock techniques. In: Xanthopoulos T (ed) Clocking in modern VLSI Systems. Integrated circuits and systems. Springer, New York, pp 183–244. doi: 10.1007/978-1-4419-0261-0_6
Xanthopoulos T, Bailey DW, Gangwar AK, Gowan MK, Jain AK, Prewitt BK (2001) The design and analysis of the clock distribution network for a 1.2 GHz alpha microprocessor. In: IEEE international solid-state circuits conference (ISSCC 2001), 7 February. Digest of technical papers, pp 402–403. doi: 10.1109/isscc.2001.912693
Yang C-KK (2003) Delay-locked loops-an overview. Phase-locking in high-peformance systems. Wiley, New York, pp 13–22
Yeon-Jae J, Seung-Wook L, Daeyun S, Kim W, Changhyun K, Soo-In C (2001) A dual-loop delay-locked loop using multiple voltage-controlled delay lines. IEEE J Solid State Circuits 36(5):784–791. doi: 10.1109/4.918916
Yongsam M, Jongsang C, Kyeongho L, Deog-Kyoon J, Min-Kyu K (2000) An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance. IEEE J Solid State Circuits 35(3):377–384. doi: 10.1109/4.826820
Zhang R, Kaneko M (2015) Robust and low-power digitally programmable delay element designs employing neuron-MOS mechanism. ACM Trans Des Autom Electron Syst 20(4):1–19. doi: 10.1145/2740963