A new 50-nm nMOSFET with side-gates for virtual source-drain extensions

IEEE Transactions on Electron Devices - Tập 49 Số 10 - Trang 1833-1835 - 2002
Young Jin Choi1, Byung Yong Choi1, Kyung Rok Kim1, Jong duk Lee1, Byung-Gook Park1
1Inter-University Semiconductor Research Center (ISRC), Seoul National University, Seoul, Korea

Tóm tắt

We have proposed and fabricated a novel 50-nm nMOSFET with side-gates, which induce inversion layers for virtual source/drain extensions (SDE). The 50-nm nMOSFETs show excellent suppression of the short channel effect and reasonable current drivability [subthreshold swing of 86 mV/decade, drain-induced barrier lowering (DIBL) of 112 mV, and maximum transconductance (g/sub m/) of 470 /spl mu/S//spl mu/m at V/sub D/=1.5 V], resulting from the ultra-shallow virtual SDE junction. Since both the main gate and the side-gate give good cut-off characteristics, a possible advantage of this structure in an application to multi-input NAND gates was investigated.

Từ khóa

#MOSFETs #Inversion layers

Tài liệu tham khảo

10.1109/16.831004 noda, 1993, threshold voltage controlled 0.1<formula> <tex>$\mu$</tex></formula>m mosfet utilizing inversion layer as extremely shallow source/drain, IEDM Tech Dig, 123 10.1109/IEDM.2000.904257 park, 0, A new MOSFET and its fabrication method 1998, MEDICI user s manual arora, 1993, MOSFET Models for VLSI Circuit Simulation---Theory and Practice, 108 wong, 1992, gate current injection and surface impact ionization in mosfets with a gate induced virtual drain, IEDM Tech Dig, 151 10.1109/IEDM.2000.904256