A high-accuracy approximate adder with correct sign calculation
Tóm tắt
Từ khóa
Tài liệu tham khảo
Chen, 2008, Convergence of recognition, mining, and synthesis workloads and its implications, Proc. IEEE, 96, 790, 10.1109/JPROC.2008.917729
V. Chippa, S. Chakradhar, K. Roy, A. Raghunathan, Analysis and characterization of inherent application resilience for approximate computing, in: Design Automation Conference, 2013, pp. 113:1–113:9.
J. Han, M. Orshansky, Approximate computing: An emerging paradigm for energy-efficient design, in: European Test Symposium, 2013, pp. 1–6.
Mahdiani, 2010, Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications, IEEE Trans. Circuits Syst. I: Regul. Pap., 57, 850, 10.1109/TCSI.2009.2027626
N. Zhu, W.L. Goh, K.S. Yeo, An enhanced low-power high-speed adder for error-tolerant application, in: International Symposium on Integrated Circuits, 2009, pp. 69–72.
Y. Kim, Y. Zhang, P. Li, An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems, in: International Conference on Computer-Aided Design, 2013, pp. 130–137.
M. Shafique, W. Ahmad, R. Hafiz, J. Henkel, A low latency generic accuracy configurable adder, in: Design Automation Conference, 2015, pp. 86:1–86:6.
J. Hu, W. Qian, A new approximate adder with low relative error and correct sign calculation, in: Design, Automation and Test in Europe, 2015, pp. 1449–1454.
W. Yu, Applications of Monte Carlo method to 3-D capacitance calculation and large matrix decomposition, in: International Conference on Solid-State and Integrated Circuit Technology, 2016, pp. 227–230.
Halko, 2011, Finding structure with randomness: probabilistic algorithms for constructing approximate matrix decompositions, SIAM Rev., 53, 217, 10.1137/090771806
S. Misailovic, S. Sidiroglou, H. Hoffmann, M. Rinard, Quality of service profiling, in: International Conference on Software Engineering, 2010, pp. 25–34.
H. Esmaeilzadeh, A. Sampson, L. Ceze, D. Burger, Neural acceleration for general-purpose approximate programs, in: International Symposium on Microarchitecture, 2012, pp. 449–460.
M. Imani, A. Rahimi, T.S. Rosing, Resistive configurable associative memory for approximate computing, in: Design, Automation and Test in Europe, 2016, pp. 1327–1332.
P. Kulkarni, P. Gupta, M. Ercegovac, Trading accuracy for power with an underdesigned multiplier architecture, in: International Conference on VLSI Design, 2011, pp. 346–351.
S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, J. Henkel, Architectural-space exploration of approximate multipliers, in: International Conference on Computer-Aided Design, 2016, pp. 80:1–80:8.
S. Hashemi, R.I. Bahar, S. Reda, A low-power dynamic divider for approximate applications, in: Design Automation Conference, ACM, 2016, pp. 105:1–105:6.
A.K. Verma, P. Brisk, P. Ienne, Variable latency speculative addition: A new paradigm for arithmetic circuit design, in: Design, Automation and Test in Europe, 2008, pp. 1250–1255.
K. Du, P. Varman, K. Mohanram, High performance reliable variable latency carry select addition, in: Design, Automation and Test in Europe, 2012, pp. 1257–1262.
S. Mazahir, O. Hasan, R. Hafiz, M. Shafique, J. Henkel, An area-efficient consolidated configurable error correction for approximate hardware accelerators, in: Design Automation Conference, 2016, pp. 96:1–96:6.
Mazahir, 2017, Probabilistic error modeling for approximate adders, IEEE Trans. Comput., 66, 515, 10.1109/TC.2016.2605382
Mazahir, 2017, Probabilistic error analysis of approximate recursive multipliers, IEEE Trans. Comput., 1
W. El-Harouni, et al., Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding, in: Design, Automation and Test in Europe, 2017, pp. 1384–1389.
Q. Zhang, T. Wang, Y. Tian, F. Yuan, Q. Xu, ApproxANN: an approximate computing framework for artificial neural network, in: Design, Automation and Test in Europe, 2015, pp. 701–706.
Mittal, 2016, A survey of techniques for approximate computing, ACM Comput. Surv., 48, 62:1, 10.1145/2893356
M. Shafique, R. Hafiz, S. Rehman, W. El-Harouni, J. Henkel, Cross-layer approximate computing: From logic to architectures, in: Design Automation Conference, 2016, pp. 99:1–99:6.
Zhu, 2010, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 18, 1225, 10.1109/TVLSI.2009.2020591
Lu, 2004, Speeding up processing with approximation circuits, Computer, 37, 67, 10.1109/MC.2004.1274006
N. Zhu, W.L. Goh, G. Wang, K.S. Yeo, Enhanced low-power high-speed adder for error-tolerant application, in: International SoC Design Conference, 2010, pp. 323–327.
A.B. Kahng, S. Kang, Accuracy-configurable adder for approximate arithmetic designs, in: Design Automation Conference, 2012, pp. 820–825.
Lin, 2015, High-performance low-power carry speculative addition with variable latency, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 23, 1591, 10.1109/TVLSI.2014.2355217
A. Cilardo, A new speculative addition architecture suitable for two’s complement operations, in: Design, Automation and Test in Europe, 2009, pp. 664–669.
J. Miao, A. Gerstlauer, M. Orshansky, Multi-level approximate logic synthesis under general error constraints, in: International Conference on Computer-Aided Design, 2014, pp. 504–510.
NANgate, 〈http://www.nangate.com/〉.
Synopsys, 〈http://www.synopsys.com/〉.
Lee, 1997, Weighted fuzzy mean filters for image processing, Fuzzy Sets Syst., 89, 157, 10.1016/S0165-0114(96)00075-9
Roberts, 1963
J. MacQueen, et al., Some methods for classification and analysis of multivariate observations, in: Proceedings of the Fifth Berkeley Symposium on Mathematical Statistics and Probability, 1967, pp. 281–297.