A hierarchical analog test bus framework for testing mixed-signal integrated circuits and printed circuit boards
Tóm tắt
Progress in analog circuit testing has been hindered by the lack of structured design-for-testability methodologies. With the increasing complexity of analog/mixed-signal circuits, test program development time is now a major obstacle in achieving shorttime-to-market, while production testing cost is a prominent factor in total production cost. TheAnalog Autonomous Test is a structured design-for-testability scheme for analog circuits. Originally developed for testing analog circuits at chip level, AAT extends naturally to cover testing of mixedsignal integrated circuits mounted on printed circuit boards. With the addition of an analog test bus to PCBs, testability for analog components (bothcore circuits andglue circuits) can be improved, in a manner similar to that achieved for digital boards by the IEEE 1149.1 boundary scan scheme. Details on the implementation of thisAnalog Autonomous Test Bus, both at chip level and board level, are presented here. Its limitations and potential applications are also discussed.
Tài liệu tham khảo
C. Maunder and R. Tulloss,The Test Access Port and Boundary Scan Architecture, IEEE Computer Society Press Tutorial, 1990.
K.D. Wagner and T.W. Williams, “Design for testability of mixed signal integrated circuits,” inProc. IEEE 1988 Int. Test Conf., paper 39.1, pp. 823-828, 1988.
P. Fasang, D. Mullins, and T. Wong, “Design for testability for mixed analog/digital ASICs,” inProc. IEEE 1988 Custom Integrated Circuits Conf., pp. 16.5.1-16.5.4, 1988.
A. Jongepier, “MacroTest for analog circuits: a feasibility study based on the TDA 8466,” Philips Research Laboratories, Eindhoven, The Netherlands, 40E/88-VI-223, 1988.
S. Freeman, “Testing large analog/digital signal processing chips,”IEEE Trans. Consumer Electron., Vol. 36, No. 4, pp. 813–818, 1990.
F. Goodenough, “Build mixed-signal ASICs without analog cells,”Electron. Design, pp. 163-165, Sept. 12, 1991.
M. Soma, et al. “Panel: P1149.4 mixed-signal test bus framework proposal,” inInt. Test Conf. 1992 Proc., paper 29.1–29.3, 1992.
N.C. Lee, “Analog autonomous test scheme for integrated circuits,” Philips Laboratories—Briarcliff, New York, TN-89-094, 1989.
N.C. Lee, “Autonomous test scheme for analog ASICs,” inProc. Third Ann. IEEE ASIC Seminar and Exhibit, paper 8.3, 1990.
E.J. McCluskey and S. Bozorgui-Nesbat, “Design for autonomous test,”IEEE Trans. Comput., Vol. C-30, No. 11, pp. 886–875, 1981.