A hardware Memetic accelerator for VLSI circuit partitioning

Computers & Electrical Engineering - Tập 33 - Trang 233-248 - 2007
Stephen Coe1, Shawki Areibi1, Medhat Moussa1
1University of Guelph, School of Engineering, Guelph, Canada

Tài liệu tham khảo

Kang SM, Leblebici Y. CMOS digital integrated circuits: analysis and design. 3rd ed. New York: McGraw-Hill; 2003. Compton, 2002, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys, 34, 171, 10.1145/508352.508353 Gokhale, 2005 Chan, 1997, Acceleration of an FPGA Router, 175 DeHon, 1999, Reconfigurable computing: what, why, and implications for design automation, 610 Graham, 1996, Genetic algorithms in Software and in Hardware – a performance analysis of workstations and custom computing machine implementations, 216 Celoxica. http://www.celoxica.com/ (accessed 20.05.2005). Coe S, Areibi S, Moussa M. A genetic local search hybrid architecture for VLSI circuit partitioning. In: Proceedings of 16th international conference on microelectronics. Tunis, Tunisia; 2004. p. 129–32. Areibi, 2005, Effective exploration and exploitation of the solution space via memetic algorithms, Book Chapter on Recent Advances in Memetic algorithms and Related Search Technologies, 166, 161, 10.1007/3-540-32363-5_8 Fiduccia, 1982, A linear-time heuristic for improving network partitions, 175 Carlstedt-Duke T. A solution to high performance acceleration of digital system design. In: IEEE colloquium on hardware accelerators for VLSI CAD – a tutorial; 1988. Nestor, 2003, FPGA implementation of a maze routing accelerator, 992 Areibi, 2005, A Genetic algorithm hardware accelerator for VLSI circuit partitioning, International Journal of Computers and Their Applications, 12, 163 Sitkoff, 1995, Implementing a Genetic algorithm on a parallel custom computing machine, 180 Scott SD, Samal A, Seth SC. HGA: a hardware-based Genetic algorithm. In: FPGA; 1995. p. 53–9. Areibi, 2004, Effective Memetic algorithms for VLSI design=Genetic algorithms+local search+multi-level clustering, Evolutionary Computation Journal, 3, 327, 10.1162/1063656041774947 Maxfield, 2004 Tsoi K, Leung K, Leong P. Compact fpga-based true and pseudo random number generators. In: Proceedings of the 11th annual IEEE symposium on field programmable custom computing machines (FCCM’03). Napa, California; 2003. p. 1–11. Reeves, 2002 MCNC, 1990 MCNC Layout Benchmark Set; 1990.