A dual voltage-frequency VLSI chip for image watermarking in DCT domain

10.1109/FPGA.1998.707932

sulistyo, 2002, Developing standard cells for TSMC 0 25-$\mu \hbox m $ technology under MOSIS DEEP rules

ashenden, 1995, The Designer s Guide to VHDL

miller, 1999, Assembly Language Introduction to Computer Architecture Using the Intel Pentium

weste, 1999, Principles of CMOS VLSI Design A Systems Perspective

nelson, 1995, Digial Logic Analysis and Design

10.1145/776028.776032

10.1109/TVLSI.2005.850095

garimella, 2003, vlsi implementation of online digital watermarking techniques with difference encoding for the 8-bit gray scale images, Proc Int Conf VLSI Des, 283

tsai, 2001, a systems level design for embedded watermark technique using dsc systems, Proc IEEE Int Workshop Intell Signal Process Commun Syst

10.1109/83.650120

10.1049/ip-vis:20000580

mohanty, 1999, Digital watermarking for images and videos

10.1109/ICME.2000.871535

10.1109/TSP.2003.809382

10.1109/ICIP.1997.631957

10.1109/DAC.1999.782017