A Novel Linear Filter for Incremental Delta-Sigma ADC Based on Modified Least Squares Algorithm
Tóm tắt
This paper introduces a novel algorithm for optimizing the coefficients of the digital filters used in incremental delta-sigma analog-to-digital converters (IDSC). This algorithm is modified from constrained linear least squares (LS) to improve the signal-to-noise-and-distortion ratio (SNDR) of IDSC and minimize the oversampling rate (OSR) of the modulator, which enhances system speed and reduces power consumption. In the case of the same SNDR, the first-order IDSC with the proposed filter can reduce the OSR of the modulator by 50%, at least compared to the IDSC with the conventional filter. The second-order IDSC with the proposed filter can reach a higher SNDR of 106 dB with an OSR of 64. Considering the nonlinearity of the integrator, the SNDR of IDSC with the proposed filter is also 10 dB greater than that of the conventional filters and 3dB greater than that of the IDSC using the near-optimal algorithm filter. The experimental results indicate that the proposed filter possesses an excellent figure of merit of 0.028
$$\textrm{pJ}/\textrm{conv}$$
.
Từ khóa
Tài liệu tham khảo
B.E. Boser, B.A. Wooley, The design of sigma-delta modulation analog-to-digital converters. IEEE J. Solid-State Circuits 23(6), 1298–1308 (1988)
O. Feely, L.O. Chua, The effect of integrator leak in Sigma - Delta modulation. IEEE Trans. Circuits Syst. 38(11), 1293–1305 (1991)
W. Guicquero, A. Verdant, D. Morche, Incremental Delta Sigma Modulation with Dynamic Weighted Integration, in Proceedings of IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS) (2018), pp. 344–347
G. Guo, D. Wu, Y. Shen, L. Pan, J. Xu, An optimal filter with optional resolution used in incremental ADC for sensor application, in Proceedings of 2011 International Conference on Consumer Electronics, Communications and Networks (CECNet) (2011, )pp. 1042–1045
E. Hogenauer, An economical class of digital filters for decimation and interpolation. IEEE Trans. Acoust. Speech Signal Process. 29(2), 155–162 (1981)
L. Huang, C. Lelandais-Perrault, A. Kolar, P. Benabes, A new algorithm for an incremental sigma-delta converter reconstruction filter, in Proceedings of 2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) (2019), pp. 1–6
S. Kavusi, H. Kakavand, A.E. Gamal, On incremental sigma-delta modulation with optimal filtering. IEEE Trans. Circuits Syst. I Regul. Pap. 53(5), 1004–1015 (2006)
S. Maréchal, F. Krummenacher, M. Kayal, Optimal filtering of an incremental second-order MASH11 sigma-delta modulator, in Proceedings of 2011 18th IEEE International Conference on Electronics, Circuits, and Systems (ICECS) (2011), pp. 240–243
J. Markus, High-Order Incremental Delta-Sigma Analog-to-Digital Converters. Ph.D. dissertation, Budapest University of Technology and Economics, Budapest (2015)
J. Markus, P. Deval, V. Quiquempoix, J. Silva, G.C. Temes, Incremental delta-sigma structures for DC measurement: An overview, in Proceedings of IEEE Custom Integrated Circuits Conference (CICC) (2006), pp. 41–48
J. Markus, J. Silva, G.C. Temes, Theory and Application of Incremental sigma-delta Converters. IEEE Trans. Circuits Syst. I Regul. Pap. 51(4), 678–690 (2004)
H. Park, H. Chae, J. Kim, An optimal digital filtering technique for incremental delta-sigma ADCs using passive integrators. Electronics 10(2), 213–227 (2021)
S. Pavan, R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters (Wiley, Hoboken, 2017)
V. Quiquempoix, P. Deval, A. Barreto, G. Bellini, J. Markus, J. Silva, G.C. Temes, A low-power 22-bit incremental ADC. IEEE J. Solid-State Circuits 41(7), 1562–1571 (2006)
R. Schreier, J. Silva, J. Steensgaard, G.C. Temes, Design-oriented estimation of thermal noise in switched-capacitor circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 52(11), 2358–2368 (2005)
J. Silva, U. Moon, J. Steensgaard, G.C. Temes, Wideband low-distortion delta-sigma ADC topology. Electron. Lett. 37(12), 737–738 (2001)
J. Steensgaard, Z. Zhang, W. Yu, A. Sarhegyi, L. Lucchese, D.-I. Kim, G.C. Temes, Noise-power optimization of incremental data converters. IEEE Trans. Circuits Syst. I Regul. Pap. 55(5), 1289–1296 (2008)
Z. Tan, C.-H. Chen, Y. Chae, G.C. Temes, Incremental delta-sigma ADCs: a tutorial review. IEEE Trans. Circuits Syst. I Regul. Pap. 67(12), 4161–4173 (2020)
S. Tao, A. Rusu, A power-efficient continuous-time incremental sigma-delta ADC for neural recording systems. IEEE Trans. Circuits Syst. I Regul. Pap. 62(6), 1489–1498 (2015)
B. Wang, M.-K. Law, S.B. Belhaouari, A. Bermak, Near-optimal decoding of incremental delta-sigma ADC output. IEEE Trans. Circuits Syst. I Regul. Pap. 67(11), 3670–3680 (2020)
W. Yu, M. Aslan, G.C. Temes, 82 dB SNDR 20-channel incremental ADC with optimal decimation filter and digital correction, in Proceedings of IEEE Custom Integrated Circuits Conference (CICC) (2010), pp. 1–4