A New Approach to Single Event Effect Tolerance Based on Asynchronous Circuit Technique
Tóm tắt
Some asynchronous circuit techniques are proposed to provide a new approach to Single Event Effect (SEE) tolerance in synchronous circuits. Two structures, Double Modular Redundancy (DMR) and Temporal Spatial Triple Modular Redundancy with Dual Clock Triggered Register (TSTMR-D), are presented. Three SEE tolerant 8051 cores with DMR, TSTMR-D and traditional Triple Modular Redundancy (TMR) are implemented in SMIC 0.35 μm process. The results of fault injection experiments indicate that DMR has a relatively low overhead on both area and latency than TMR, while tolerates SEU in sequential logic. TSTMR-D provides tolerance for both SEU and SET with reasonable area and latency overhead.
Tài liệu tham khảo
Berkel KV (1992) Beware the isochronic fork. The VLSI Journal 13(2):103–128, June
Bessot D, Velazco R (1993) Design of SEU-hardened CMOS memory cells: the HIT cell. Radiation and its effects on components and systems, Second European Conference, pp 563–570, Sept
Blunno I, Cortadella J, Kondratyev A, Lavagno L, Lwin K, Sotiriou C (2004) Handshake protocols for de-synchronization. In Proc. of International Symposium on Advanced Reaearch in Asynchronous Circuits and Systems, pp 149–158
Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874–2878, Dec
David I, Ginosar R, Yoeli M (1995) Self-timed is self-checking. Journal of Electronic Testing: Theory and Applications 6:219–228, Apr
de Lima FG, Cota E, Carro L, Lubaszewski M, Reis R (2000) Designing a radiation hardened 8051-like micro-controller. In Proc. of 13th Symposium on Integrated Circuits and Systems Design, pp 255–260, 18–24 Sept
Eaton P et al (2004) Single event transient pulsewidth measurements using a variable temporal latch technique. IEEE Trans Nucl Sci 51(6):3365–3368, Dec
Gaisler J (2002) A portable and fault-tolerant microprocessor based on the SPARC V8 architecture. In Proc. of International Conference on Dependable Systems and Networks, pp 409–415
Jang W, Martin A (2005) SEU-tolerant QDI circuits. In Proc. of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, pp 156–165, March 14–16
Kaschmitter JL, Shaeffer DL, Colella NJ, McKnett CL, Coakley PG (1991) Operation of commercial R3000 processors in the Low Earth Orbit (LEO) space environment. IEEE Trans Nucl Sci 38:1415–1428, Dec
LaFrieda C, Manohar R (2004) Fault detection and isolation techniques for quasi delay-insensitive circuits. In Proc. of International Conference on Dependable Systems and Networks, pp 41–50
Ma T, Dressendorfer P (1989) Ionizing radiation effects in MOS devices and circuits. Wiley Eds, New York
Martin AJ (1989) Formal program transformations for VLSI circuit synthesis. In Dijkstra EW (ed) Forma development of programs and proofs, UT year of programming series. Addison-Wesley, pp 59–80
Mavis DG, Eaton PH (2002) Soft error rate mitigation techniques for modern microcircuits. Reliability Physics Symposium Proceedings, 40th Annual, pp 216–225, April
Mitra S, Seifert N, Zhang M, Shi Q, Kim KS (2005) Robust system design with built-in soft-error resilience. Computer 38(2):43–52, Feb
Mongkolkachit P, Bhuva B (2003) Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic,” IEEE Trans Device and Materials Reliability 3(3):89–92, Sept
Monnet Y, Renaudin M, Leveugle R (2006) Designing resistant circuits against malicious faults injection using asynchronous logic. IEEE Trans Comput 55(9):1104–1115, Sept
Muller D, Bartky W (1959) A theory of asynchronous circuits. In Proc. of International Symposium on the Theory of Switching, pp 204–243
Naseer R, Draper J (2005) The DF-DICE storage element for immunity to soft errors. In Proc. of IEEE Midwest Symposium on Circuits and. Systems
Normand E (1996) Single event upsets at ground level. IEEE Trans Nucl Sci 43(6), Dec
Peng S, Manohar R (2006) Self-healing asynchronous arrays. In Proc. of International Symposium on Asynchronous Circuits and Systems, pp 34–45, March
Shi Q, Maki G (2000) New design techniques for SEU immune circuits. NASA Symposium on VLSI Design, pp 7.4.1–7.4.11, Nov
Shivakumar P, Kistler M, Keckler SW, Burger D, Alvisi L (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. In Proc. of International Conference on Dependable Systems Networks, pp 389–398
Sparsø J, Furber S (2001) Principles of asynchronous circuit design: a systems perspective. Kluwer Academic Publisher
Sutherland I (1989) Micropipelines. Commun ACM 32(6):720–738, June
Verdel T, Makris Y (2002) Duplication-based concurrent error detection in asynchronous circuits: shortcomings and remedies. In Proc. of 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 345–353