Ant Lion Optimized Bufferless Routing in the Design of Low Power Application Specific Network on Chip

S.M.T. Adl, M. Mirzaei, S. Mohammadi, Elastic buffer evaluation for link pipelining under process variation. IET Circuits Dev. Syst. 12(5), 645–654 (2018)

B. Bahrami, M.A.J. Jamali, S. Saeidi, A demand-based structure for the architecture of wireless networks on chip. Wirel. Pers. Commun. 96(1), 455–473 (2017)

S. Bansal, H.K. Mondal, S.H. Gade, S. Deb, in Energy efficient NoC router for high throughput applications in many-core GPUs. 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS). (IEEE, 2017), pp. 50–55

S. Baskar, V.R. Dhulipala, M-CRAFT-modified multiplier algorithm to reduce overhead in fault tolerance algorithm in wireless sensor networks. J. Comput. Theor. Nanosci. 15(4), 1395–1401 (2018)

S. Das, J.R. Doppa, P.P. Pande, K. Chakrabarty, Design-space exploration and optimization of an energy-efficient and reliable 3-D small-world network-on-chip. IEEE Trans. CAD Integr. Circuits Syst 36(5), 719–732 (2017)

Y.A. Durrani, T. Riesgo, Power modeling for high performance network-on-chip architectures. J. Microprocess. Microsyst. 50, 80–89 (2017)

C. Effiong, G. Sassatelli, A. Gamatie, in Roundabout: a network-on-chip router with adaptive buffer sharing. The Proceedings of New Circuits and Systems (2017), pp. 65–68

J. Fang, Z.Chang, Y. Cheng, H. Zhao, in Exploration on routing configuration of HNoC with reasonable energy consumption. The Proceeding of IEEE Computer Society Annual Symposium on VLSI, (2018), pp. 744–749

P. Guo, W. Hou, L. Guo, X. Zhang, Z. Ningand M.S. Obaidat, in Design for architecture and router of 3D free-space optical network-on-chip. The Proceedings of Communications (2018), pp. 1–6

H.C. Hadimani, et al., in Optimized mathematical model for cell receivers running in spatially problematic multi path channels for wireless systems in smart antennas.  International Conference on Emerging Trends in Engineering, Technology and Science (ICETETS) (IEEE, 2016)

W.G. Ho, K.S. Chong, K.Z.L. Ne, B.H. Gwee, J.S. Chang, Asynchronous-Logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(1), 196–200 (2018)

N.E. Jerger, T. Krishna, L.S. Peh, On-chip networks. Synth. Lect. Comput. Archit. 12(3), 1–210 (2017)

A. Karthikeyan, P.S. Kumar, Randomly prioritized buffer-less routing architecture for 3D network on chip. Proc. Comput. Electr. Eng. 59, 39–50 (2017)

A. Kumar, S. Tyagi, C.K. Jha, Performance analysis of network-on-chip topologies. J. Inf. Optim. Sci. 38(6), 989–997 (2017)

M. Kynigos, J. Navaridas, L.A. Planaand, S. Furber, in Network-on-chip evaluation for a novel neural architecture. Proceedings of Computing Frontiers (2018), pp. 216–219

R. Milfont, P. Cortez, A. Pinheiro, J. Ferreira, J. Silveira, R. Mota, C. Marcon, in Analysis of routing algorithms generation for irregular NoC topologies. 2017 18th IEEE Latin American Test Symposium (LATS) (2017), pp. 1–5

P. Mohamed Shakeel, Neural networks based prediction of wind energy using pitch angle control. Int. J. Innov. Sci. Eng. Res. 1(1), 33–37 (2014)

K. Pandey, M.A. Gaikwad, Review of different topologies for Noc architecture using Ns2. 5(5), 2885–2887 (2018)

C. Pu, W. Cui, J. Wu, J. Yang, Bufferless transmission in complex networks. IEEE Trans. Circuits Syst. II Express Briefs 65(7), 893–897 (2018)

X.W. Shen, X.C. Ye, X. Tan, D. Wang, L. Zhang, W.M. Li, Z.M. Zhang, D.R. Fan, N.H. Sun, An efficient network-on-chip router for dataflow architecture. J. Comput. Sci. Technol. 32(1), 11–25 (2017)

R.B. Sørensen, L. Pezzarossa, M. Schoeberland, J. Sparsø, A resource-efficient network interface supporting low latency reconfiguration of virtual circuits in time-division multiplexing networks-on-chip. J. Syst. Arch. 74(1), 1–13 (2017)

L. Wang, X. Wang, H.F. Leung, T. Mak, A non-minimal routing algorithm for aging mitigation in 2D-mesh NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2018)

L. Wang, S. Ma, C. Li, W. Chen, Z. Wang, A high performance reliable NoC router. Integr. VLSI J. 58(1), 583–592 (2017)

C. Zhu, H. Zhao, T. Chenand, T. Zhu, A low latency and high efficient three-dimension Network-on-Chip based on hierarchical structure. Mod. Phys. Lett. B 31(1), 19–21 (2017)

F.W. Zulkefli, P. Ehkan, M.N.M. Warip, N.Y. Phingand, F.F. Zakaria, in A comparative review of adaptive routing approach for Network-on-Chip router architecture. The Proceedings of Reliable Information and Communication Technology (2017), pp. 247–254